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Abstract 
This thesis is devoted towards the design and analysis of Si RF power MOSFETs, 
providing novel insight into the device physics which fonn the basis for the 
estimation of the performance and the optimisation of these devices. 
Extensive 20 numerical simulations are used in the assessment of the behaviour 
of these devices. It is demonstrated using both simulations and measurements that 
short channel effects play an important role in the flattening of the 
transconductance characteristic and in the reduction of the peak value of the 
transconductance with respect to the classic ideal limit due to velocity saturation. 
Innovative methods for the estimation of the large signal perfonnance of Si RF 
Power MOSFETs are developed. These include the identification of the amplifier 
load line and novel expressions for optimum input and output matching 
impedances as well as for power gain and linearity. These are shown to yield 
reasonably accurate predictions of performance when compared with the results of 
harmonic balance simulations and/or measurement. 
A new figure of merit capable of addressing the RF trade-offs encountered during 
design is proposed. The approach is demonstrated via optimisation of the shield in 
an RF power VOMOSFET. A p+ implant is shown to be a viable alternative to the 
conventional method. 
Finally, a procedure for the estimation of the electro-thermal performance of 
packaged devices is demonstrated. The possibility of heat extraction through the 
top side of a vertical OMOSFET is evaluated using this method. Simulation 
results show the potential of this approach for the reduction of the thennal 
resistance. 
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Chapter 1 Introduction 
The demand for high frequency semiconductor devices has considerably increased 
in the last few years. Stringent specifications on linearity and efficiency need to be 
satisfied in the design of the next generation communication systems. Special 
attention is required in the design of the power amplifier stage to meet optimum 
trade-off between linearity and efficiency. While the implementation of complex 
circuital schemes certainly helps improve the performance of the system, the 
choice of an adequate device may drastically simplify the design of the amplifier. 
Strangely, the development of optimum power devices for communication 
systems does seem to be the only phase of the design where the performance 
trade-off is not fully taken into account. There is very little literature describing 
how these trade-offs could be resolved at a device level. 
This is particularly true for Si RP power MOSFETs, where the lack of reliable 
physical device models complicates the design. Necessarily, the only viable 
approach for the optimisation of these devices is represented by the prediction of 
the device characteristics through a simulator. The typical device optirnisation 
consists of the reduction of the capacitance content and the improvement of the 
transconductance. Although this is certainly a reasonable way to begin, the 
complexity of the relationship between these quantities and the actual RF 
performance of the device requires a more precise solution. 
This thesis focuses on the development of Si MOSFETs for RF power 
applications. Beginning with an overview of the RF power amplifier and the 
requirements for RF power MOSFETs, this work provides a novel insight into the 
device physics and novel approaches for the estimation of the performance and 
the optimisation of these devices are proposed. 
1.1 Objectives 
This thesis focuses on the development of tools for the design of Si RF power 
MOSFETs. The goal is to concentrate on the resolution of the performance trade-
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offs so commonly encountered during RF circuit design. In order to do so, the 
possibility of assessing the performance of a device before a prototype is realised 
is investigated. Analytical methods are developed in this work for the 
determination of the main RF performance figures of merit. When available, 
measurements have been used for the validation of these expressions. 
In order to permit a more complete characterisation of the device behaviour before 
prototyping, this thesis also promotes the investigation of the effect of the package 
on the performance of the device. The analytical modelling of the thermal 
impedance of the package, supplemented by electro-thermal device simulations, is 
proposed for such a task. 
This thesis also aims to provide a deeper understanding of the physical behaviour 
of Si RF power MOSFETs. Compact and equivalent models have been developed 
to facilitate the comprehension of main phenomena taking place in the devices 
considered. 
1.2 Organisation 
This thesis is organised in seven chapters. 
Chapter 2 is an overview of the basic concepts for RF power amplifiers and Si 
devices. 
In chapter 3, an analytical study of the transconductance characteristic of Si RF 
Power MOSFETs is presented. A compact model is developed to provide a deeper 
understanding of the physical phenomena involved in the rise, flattening and fall-
off of the transconductance characteristic. A novel explanation of the 
transconductance flattening and the relation between drift region and peak value 
of the transconductance is proposed. 
Chapter 4 describes innovative methods for the estimation of the large signal 
performance of Si RF Power MOSFETs. The amplifier load line is considered in 
order to take into account the non linear behaviour of the device. Novel 
expressions are derived for the optimum input and output matching impedances as 
11 
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well as for power gain by including gate and drift region resistance In the 
equivalent model of the device. Procedures for the prediction of gain compression 
and linearity are discussed. 
Chapter 5 proposes a new approach for the optimisation of devices for RF power 
applications. The approach relies on the definition of a novel figure of merit and is 
demonstrated on a conventional Si RF power VDMOSFET equipped with a shield 
plate. A novel device concept is also introduced and optimised by using the 
proposed figure of merit. 
Chapter 6 describes the implementation of a novel procedure for the estimation of 
the electro-thermal performance of packaged devices. The possibility of heat 
extraction through the top side is discussed for a vertical DMOSFET. 
Finally, the work is summarised in Chapter 7, along with possibilities for future 
work. 
12 
2 
Basic RF Power Concepts - An 
overview 
Abstract 
This chapter constitutes an overview of the basic concepts which will be further 
utilised in the rest of this thesis. 
Design issues, figures of merit and classification of RF power amplifiers are 
introduced. A brief description of the main Si RF power devices is provided. The 
general requirements of such devices for their use in RF power amplifiers are 
presented. 
13 
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2.1 Introduction 
High perfonnance Radio Frequency (RF) power semiconductor devices are being 
achieved via the adoption of new technologies, mainly related to smaller features 
sizes and consequently device dimensions. 
Increased frequency capabilities allow for communication systems with larger 
bandwidths. The quality of the signal is also an important issue. Signal distortion 
and noise reduction are of primary concern in communication systems in order to 
maximise transmission efficiency. 
The explosive growth in wireless communication is driving towards the 
development of devices capable of high frequency. Power silicon MOSFETs are 
currently conquering the market in the sector of base station applications. 
Among silicon devices the Lateral Double-diffused (LD)-MOSFET is commonly 
recognised as the best solution for RF applications. This is mainly due to its 
higher frequency capability with respect to the Vertical Double-diffused (VD)-
MOSFET. On the other hand, the VDMOSFET has been shown to display better 
linearity [1][2] and to be better suited for broadband amplifier design [3]. 
In this chapter, the basic principles and concepts regarding the design and 
characterisation of RP power amplifiers are described in section 2.2. Specific 
requirements for the design of Si DMOSFETs for RP Power applications are 
discussed in section 2.3. 
2.2 The power amplifier 
RP Power Amplifiers (PAs) are a fundamental component of any communication 
system. The core of the power amplifier, the active device, is usually the most 
expensive component of the entire system. In order to reduce costs, the device is 
always operated at its perfonnance limits. 
14 
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Although the active device is typically non linear in nature, most of the RF PAs 
are derived as variations of linear designs. Nevertheless, a fundamental difference 
exists between these amplifier topologies. This difference lies in the design of the 
passive network between the active device and the load of the amplifier, the 
output matching network (OMN). 
In RF PAs, optimum power transfer to the load is never achieved by conjugate 
matching. Since the device is operated at its maximum, all the assumptions of 
ideal behaviour fail to apply. The physical limits of the active device (maximum 
current and/or voltage) need to be taken into account. The load-line concept 
represents the solution to this problem. Its underlying principle is thoroughly 
described in Chapter 4. 
A simplified RF PA configuration for RF applications is shown in Figure 2.1, 
where input matching network (lMN) and output matching network are in series 
with the characteristic impedance Zc representing the transmission line. The role 
of the matching networks is to transform the transmission line impedance to 
present the active device with the optimum resistance for power transfer. 
Accessories passive networks (AN) might also be necessary in order to satisfy 
linearity and stability requirements for the amplifier. 
Bias 
RF output 
I > 
RF input 
I > OMN 
IMN Go •• 
Sour .. 
Figure 2.1: Simplified block diagram of a power amplifier. 
A complete overview of linearity, efficiency and stabilisation schemes for AN of 
RF PAs can be found in [4][5). Theory and principles of matching network design 
are well described in (6). 
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In the following, the main figures of merit used in the characterisation of power, 
linearity and frequency performance of RF PAs are described. Their determination 
provides the means for comparison of performance between different amplifier 
designs and/or active devices. A classic categorisation of the power amplifier is 
also described. 
2.2.1 Power performance 
Power gain 
An expression for the power gain of a power MOSFET can be derived by using 
the simplified device model shown in Figure 2.2. 
IN eGO I OUT • 
eOS 
Figure 2.2: Simplified equivalent MOSFET model. 
Considering the device output terminated by the conjugate match of the output 
impedance [7], the resolution of the equivalent circuit yields 
1/2( (J}r ilN)2 gou,-I 
G( ~ - PL _ 2(J) co., (J), - - - ----!.-~~-- "" ----::-.!---~N i! RG (J}24CGDRG ' ( 2.1 ) 
2 
( 2.2) 
where G is the power gain, PL is the power dissipated on the load, PIN is the power 
dissipated on the gate resistance, <.OT is the device cut-off frequency, ilN is the input 
current and 80ut is the resistive part of the output impedance. 
The input power is calculated considering the series gate resistance as the only 
dissipative element of the input network in which, the Miller effect of the 
16 
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feedback capacitance is also neglected. The output power expression is obtained 
by evaluating the output admittance of the device by considering that the output is 
conjugate matched. This implies that only half of the current from the current 
generator is available in the matching circuit for power transfer. The other half is 
dissipated in the device. The presence of the output matching circuit allows just 
the conductive, real part, component of the output admittance. 
Gain compression point 
The IdB compression point P 1dB provides an indication of the amount of output 
power that can be delivered in linear conditions. It is a measure of the amount of 
power that can be handled by the power amplifier. P1dB is defined as the RF output 
power corresponding to a reduction of 1 dB in power gain with respect to the small 
signal power gain of the device. 
Gain compression occurs when the output signal amplitude does not increase 
proportionally to the input signal. This is generally associated with the clipping of 
the output waveform and therefore with non linearity. For such a reason, the gain 
compression point can also be considered as an indication of device linearity. 
Efficiency 
Efficiency of an amplifier, also called drain efficiency, is defined as 
P. 
7] =...2.Yl. P , 
DC 
( 2.3 ) 
where POUT and Poc represent the fundamental RF output and DC power 
respectively. 
A more important figure of merit in RF Power applications is represented by the 
Power Added Efficiency (P AE), which also takes into account the power gain 
p. -P PAE= OUT IN 
PDC 
( 2.4 ) 
Both these efficiency measures are usually expressed in percentages. They relate 
the generated RF power to the DC power (dissipated as heat by the device.) As 
such, they are particularly important in applications for which power consumption 
and/or device heating are of concern. 
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2.2.2 Frequency performance 
Cut off frequency 
The cut-off frequency is extracted as the frequency at which the current gain of 
the amplifier reduces to unity. A classic expression for MOSFETs is 
( 2.5 ) 
where the cut off angular frequency roT is directly related to transconductance gm 
and the input capacitance C1N=CGS+CGD of the device, with CGS and CGO 
representing the gate to source and gate to drain (feedback) capacitance. 
Equation 2.5 is derived considering the simplified equivalent MOSFET model of 
Figure 2.2 by ignoring the effects of series gate resistance Ru. 
Maximum operating frequency 
The maximum frequency is defined as the frequency at which the power gain falls 
to unity. From Equation 2.1, the maximum angular frequency can be 
approximated as [7] 
l~ 
wmax =2V~· 
2.2.3 Linearity performance 
( 2.6) 
Linearity performance is usually assessed via the detennination of the 
intermodulation products. The intermodulation products are defined as ''The 
additional frequencies at the output of a non-linear amplifier (or in general any 
non-linear network) when two or more sinusoidal signals are applied at the input" 
[8]. 
Imposing an input signal comprising several components at different frequencies, 
the non linear device behaviour yields the generation of undesired frequency 
components. These additional components are observed at frequencies which are 
the linear combination of the frequencies of the input signal. Of great importance 
18 
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for the assessment of linearity performance are the frequency components which 
fall close or internally to the signal spectrum band. 
An important measure of linearity is represented by the third order 
intermodulation distortion (lMD3). The IMD3 quantifies the amplitude of the 
output signal observed at the 2(01-(02 or 2(02-(01 frequency when a two-tone input 
signal of fundamental frequencies (01 and (02 is applied to the amplifier. IMD3 is 
typically measured in dBc, decibels to carrier level. 
A simple formula for the assessment of IMD3 is provided in [9] 
1 
3 V 3 25 V s 
"4 gm.3 gs + 8 gm,S gs 
IMD3[dBc] = 2010 1---=---:-9 --=----::-:----1 
3 25 s 
gm,.Vgs +"4 gm.3 VgS +4 gm,sVgs 
where the gm,k coefficients are related to the Ios-V GS output characteristic as 
1 d k I DS 
ck =gm,k = k! dV. k 
GS vGs=vGs.Q 
(2.7 ) 
(2.8 ) 
Equation 2.7 IS derived from a 5th order expansion of the output current 
characteristic. The current generator is considered as the main cause of non 
linearity in the device; other sources of non linear behaviour are ignored. 
2.2.4 Conventional amplifier classification 
Amplification methods are categorised in literature depending on transmission 
technique (continuous or pulsed) and efficiency: classes A, B, AB and C represent 
the classes of amplifiers used for the amplification of time-continuous signals, 
while classes D, E, F and S (PWM) refer to signal transmissions where the 
transistor is used as a switch. 
The following provides an overview of classes for time-continuous signal 
amplification, where the active device is assumed to display the idealised 
behaviour shown in Figure 2.3. The current is assumed to increase linearly from 0 
to the saturated lMAX value in correspondence of increases of gate voltage from the 
threshold (Vtb) to the saturation voltage (VSAT) values. 
19 
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IDEAL TRANSISTOR 
Transconductance and ouput current 
E -~ t=~---j------~~----1===~--tm 
o+-~----~~---- 1------+0 
VGS M 
Figure 2.3: Transconductance and output characteristic of an ideal transistor highlighting the 
classic ABC classes of bias. 
Class A amplifiers 
The class A amplifier can be thought of as a small signal amplifier adapted for 
large signal transmission. As shown in Figure 2.3, the device is biased in the 
middle of the active region at (V SAT-Vth)/2 and lMAx/2. This allows for unclipped 
current and voltage swings of maximum amplitudes of (VSA-r-Vth)/2 and IMAX/2 
respectively. Waveform clipping occurs if the active device is driven beyond these 
limits, introducing distortion. 
In class A the device is always biased on. It can be shown that this configuration 
allows for a maximum drain efficiency of 50%, which occurs when maximum 
voltage and current swings are achieved. 
Class B amplifiers 
In class B the amplifier is biased at its threshold voltage, as shown in Figure 2.3. 
The output signal is represented by the amplified, positive part of the AC input 
signal. By representing the output signal through its Fourier expansion and 
considering the so determined DC and fundamental frequency components, it can 
be shown that drain efficiency can rise up to a value of appreciatively 78%. The 
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maximum zero to peak value of the output current waveform is IMAX/2 as in class 
A. 
Class C amplifiers 
In class C the amplifier is biased below the threshold voltage, as shown in Figure 
2.3. The output signal is represented by a train of amplified AC pulses. The 
efficiency at the peak output power increases with respect to class B. In fact, it can 
be shown that the DC component of the signal is smaller than in class B. A typical 
compromise is the achievement of 85% efficiency. The reduction of conduction 
time also causes the output power to reduce with respect to class A and B. 
Class AB amplifiers 
In class AB the amplifier is biased over its threshold voltage, as shown in Figure 
2.3. This situation represents a compromise between class A and class B 
amplifiers. Typical values of efficiency are around 60%. The output power is 
higher than in class B because of the increased conduction time of the active 
device. 
2.3 Si RF Power MOSFETs 
2.3.1 Device structures 
Two main device structures can be identified in the Si RF Power market: the 
Vertical and the Lateral DMOSFETs. The simplified cross sections of these two 
devices are shown in Figure 2.4 and Figure 2.S. As in their high voltage 
counterparts, the breakdown voltage is sustained by a lightly doped n-drift region. 
On the other hand, the gate to n-drift region overlap is reduced in the RF devices 
in order to minimise capacitance content and improve power gain and frequency 
performance. 
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Contrary to LDMOSFETs, the reduction of the gate to drift region overlap via 
self-alignment of source and drift regions to the gate has just recently being 
reported in Vertical DMOSFETs [10]. 
n-drift 
P+ Substrate 
Figure 2.4: Cross section of an RF lateral power DMOSFET. 
Source 
Gate 
-I PweJl,/ 
n+ 
Drain 
n-drift 
Figure 2.5: Cross section of an RF vertical power DMOSFET. 
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Two main differences can be highlighted between lateral and vertical 
DMOSFETs. These differences lie in the variations in used packages and in the 
drift region design. 
The existence of a p+ sinker or a V-groove in LDMOSFET devices [Il] pennits 
to avoid the use of source bond wires to the package. This yields a considerable 
improvement in power gain at high frequency. Also, the drift region accessibility 
in LDMOSFET devices has allowed for advanced drift region designs which have 
not been paralleled yet in the vertical structure [12][13][ 14]. 
For these two reasons the LDMOSFET is the Si leading technology for RF power 
applications. The VDMOSFET is generally more used in broadband low 
frequency applications. 
2.3.2 Requirements 
As shown in Figure 2.1, the matching networks are always part of an amplifier 
setup. The matching networks transfonn the transmission line characteristic 
impedance into an equivalent pure resistance, allowing for maximum transfer of 
power and preventing the reflection of the signal. 
Since the active device is mostly capacitive in nature, as acknowledged in Figure 
2.2, matching networks generally display a resistive-inductive behaviour in order 
to cancel the effect of the internal capacitances of the device. This implies that in 
an RF Power amplifier the active device is generally presented with an inductive 
load. 
The presence of the inductive load may cause voltage overshoot in the device, 
yielding the simultaneous application of high voltage and high current. This 
behaviour suggests the necessity of a careful design of the power MOSFET. The 
gate oxide thickness and the breakdown voltage must be adjusted in order to 
prevent device failure. 
Typically, the device is designed to withstand voltages 2.5-3 times the supply 
voltage. The thickness of the gate is usually around 70nm for 28-48V 
applications. Such a thickness is required to sustain the electric field across the 
gate oxide, which for a 10V gate voltage and an oxide thickness of 70nm is in the 
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order of 105_106 volts per cm. In the sixth generation high voltage Motorola RF 
LDMOSFET [15], a gate oxide thickness of30nm and a channel length ofO.51IDl 
are used and still a drain to source breakdown voltage of72V can be sustained. 
High working frequency and high gain represent the most looked for characteristic 
in RF power devices. Achieving high working frequencies is directly linked to the 
decrease of the transit time of the carriers through the channel region. For this 
reason, short channel devices are largely used in RF applications. In short channel 
devices, the channel length reduction and the reach of velocity saturation in the 
channel can considerably reduce transit times, improving transconductance. 
Higher transconductance values have a positive effect on cut off frequency, 
maximum frequency and power gain, as acknowledged in Equations 2.1, 2.5 and 
2.6. The improvement of transconductance also allows for the reduction of the 
device dimensions for a certain target output power. 
Low capacitance content is highly desirable in an RF power MOSFET due to its 
positive effect on cut off frequency, maximum frequency and power gain. By 
improving the decoupling between input and output of the power amplifier, a low 
feedback capacitance also simplifies the design of matching and accessory 
networks and helps preventing oscillation by reducing undesired feedback. 
Power gain and maximum operating frequency are also affected by the gate 
resistance value. Low gate resistances can be achieved by careful design of the 
device layout. 
Power and frequency capabilities are also affected by the fabrication process and 
the device packaging. At these stages the parasitic capacitance content due to 
overlaps should be minimised and inductive/resistive wiring content reduced to a 
minimum. 
Another important requirement in RF applications is represented by the linearity 
of the device, which has to be adequate to the target application. Modern 
communication systems require at least -30dBc IMD3 values for single channel 
communication systems [4][5][6]. At a device level, improvements oflinearity are 
generally associated with constant values of the transconductance in 
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correspondence of large gate voltage variations [2]. Therefore, large 
transconductance bells are highly desired in RF power MOSFETs. 
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3 
Transconductance behaviour in 28V 
Si RF Power MOSFETs 
Abstract 
An analytical study of the transconductance characteristic of Si RP Power 
MOSFETs is presented. A compact model highlights physical mechanisms 
previously neglected that explain the rise and flattening of the transconductance. 
Central to the model development is the derivation of a simple relation between 
the channel depletion charge and channel modulation. This strategy permits a 
simple yet comprehensive description of the intrinsic MOSFET, providing a clear 
insight into device behaviour. The flattening of the transconductance is 
demonstrated to occur due to an appreciably linear increase of the inversion 
charge with the gate to source voltage. A simplified formula is proposed for the 
peak transconductance value. The formula is shown to provide a clear 
explanation of the effect of the drift region resistance on the peak 
transconductance value. 
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3.1 Introduction 
The power amplifier industry is increasingly looking for cost-effective, linear, 
Radio-Frequency (RF) Power devices for communications applications. Silicon 
MOSFETs lead the market for 28V mobile base station applications at frequencies 
up to 2.4GHz, displaying output power of over lOOW at power gains of about 
12dB [I]. Recent developments in ultra-thin silicon handling have led to the first 
RF power VDMOSFET capable of large signal operation at 2GHz [2], narrowing 
the gap historically separating the performance of vertical and lateral RF power 
MOSFETs [3]. In order to achieve an improvement in the power capability and 
linearity, an accurate understanding of the transconductance behaviour of these 
devices is of paramount importance. However, with the exception of [4], limited 
research has been conducted so far on the physical factors involved in the 
transconductance behaviour of RF Si Power MOSFETs. The reason for this can 
be identified in the lack of availability of suitable physical models. 
The available models are empirical [5][6] or data based [7][8] and neither of these 
approaches provide a clear insight into the physical behaviour of the device. 
Analytical DMOS models developed in the seventies and eighties [9][10] are 
based on long channel approximations and consider a carrier velocity that 
saturates along the entire channel; these models have been shown to be not 
appropriate for submicron channel length DMOS transistors [11] and have been 
replaced by the more accurate enhancement/depletion (EID) models and their 
derivatives [11][12][13][14]. In these models the channel region is modelled by 
using two serially connected MOSFET devices that share the same gate contact. 
More recently, improved accuracy has been achieved [15]-[29] by providing more 
sophisticated device descriptions and progressively including more physical 
phenomena. 
However, the use of these models to obtain a singular analytical expression of the 
transconductance characteristic for the various regions of operation of the power 
MOSFET is complex and most importantly not able to provide a simple and clear 
tool for the explanation of the physical device behaviour. 
28 
Chapter 3 Transconductance Behaviour in 28V Si RF Power MOSFETs 
A simplified model to represent Si RF Power MOSFETs has been proposed in [4], 
where the model used can be seen as a modification of the Level I MOSFET 
model to include the effects of the drift region and high frequency components. 
The work in [4] represents a singular effort to provide physical insight into the 
factors involved in the transconductance behaviour of RF Si Power MOSFETs. 
The transconductance flattening is proposed to be due mainly to the channel 
velocity saturation, as in [9] and [l0]. 
In this work the explanation is extended to include channel modulation and short 
channel effects via a compact model. The idea is to obtain an expression for the 
transconductance which depends only on the intrinsic MOSFET design and on its 
bias. This permits a final expression for the transconductance in which the non-
linear design-dependent drift resistance appears only through its effect on the bias 
and on the channel carrier velocity of the intrinsic MOSFET. This adds to the 
generality of the explanation of the transconductance behaviour and to its 
applicability to both vertical and lateral DMOSFETs, despite the possible 
complexity of the drift region design [30][31 ][32][33]. The same amount of 
current flows through the intrinsic MOSFET and the overall power MOSFET. 
Therefore, the idea behind this approach is to pay attention to the intrinsic 
MOSFET behaviour in a regime of non constant bias and in using the intrinsic 
MOSFET current equations to derive an expression for the overall power 
MOSFET transconductance. This approach, the transconductance expression and 
the explanation of the transconductance behaviour also appear in [34]. 
This chapter is organised as follows. A background review is given in section 3.2, 
highlighting some observed device behaviour. An intrinsic MOSFET compact 
model is presented in section 3.3 in order to include the main physical phenomena 
maintaining an acceptable level of simplicity. Model simplifications are then 
shown to yield a novel peak transconductance approximation. In section 3.4 the 
model is shown to permit a correct prediction of current and transconductance 
characteristics and is used to provide physical insights into the device behaviour. 
Simulation results [35] of a power VDMOSFET optirnised for 28V RF 
applications are used to support the explanation. The schematic cross-section of 
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the device is reported in Figure 3.1, together with a simplified static equivalent 
lumped circuit model. 
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Figure 3.1 : RF power VDMOSFET cross section and simplified static circuital equivalent 
model. 
3.2 Background 
In relation to the low power MOSFET, physical models for RF Si Power 
MOSFETs generally include a drift region resistance. Experimental determination 
of drift resistance is described in [36]-[39], which report the extension of low 
power parameter extraction techniques to the Power MOSFET device topology. 
The extracted data is typically used in the development of mathematical functions 
for modelling either the drift resistance or the potential VD,m at the drain end of the 
channel [14][16][17][29][40). 
The modelling of an RF power silicon MOSFET consists of extracting a suitable 
model for the intrinsic MOSFET. The intrinsic MOSFET drain electrode is 
represented by the drain-end of the channel, D,m in Figure 3.1. The drift region 
can be modelled either as a JFET or as a variable resistor, whose value depends on 
the current level and on the drain to source voltage. The JFET source, drain and 
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gate electrodes are represented by the drain-end of the channel D,m, the drain and 
the source electrodes of the power MOSFET respectively. 
A typical transconductance characteristic is reported in Figure 3.2. This figure 
highlights the region of operation of the device as reported in literature [4]. At a 
fixed drain to source voltage Vos and for increasing gate to source voltage V GS, 
the transconductance characteristic shows a rising front, a plateau and a falling 
front. 
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Figure 3.2: Typical RF Power MOSFET transconductance characteristic and its current 
understanding. 
In [4] the rising and falling of the transconductance are respectively associated 
with the intrinsic MOSFET being biased in saturation and linear region 
respectively; the flattening is attributed to saturation velocity in the channel. In the 
fall-off regime, the transition from saturation to linear region of operation of the 
intrinsic MOSFET is attributed to the presence of the drift region resistance: the 
increase of V GS raises the current level, causing a reduction of the voltage at the 
drain-end of the channel, i.e. the drain of the intrinsic MOSFET [4]. 
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In the simple long channel approximation for the intrinsic MOSFET this leads to 
the ideal transconductance limit 
( 3.1 ) 
where Cox is the gate oxide capacitance per unit area, W is the device total width 
and Vsal is about 107 cm/so Equation 3.1 implies that the velocity saturated 
transconductance value is independent on the drain to source voltage and on the 
drift region resistance. This is nonetheless not the case in Si RF power 
DMOSFETs where the peak gm value is strongly affected by the drain-source 
voltage and by the drift region, as evident from Figure 3.3 and extensively 
demonstrated in Chapter 5. 
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Figure 3.3: Simulated peak transconductance at several drain to source bias voltages. The data 
refers to the 28V Si RF Power MOSFET described in section 3.4. 
Figure 3.3 also shows that the peak transconductance value gm,1IIIIX remains always 
much below the ideal case of Equation 3.1. To account for this gap, as generally 
carried out in SPICE models, the saturation velocity Vsat is used as a fitting 
parameter: Vsal is in fact an equivalent maximum carrier velocity Vmax whose value 
is extracted to fit the peak gm value. This approach leads to a value of VIIIIIX which 
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is a function of the applied drain to source bias Vos and therefore not physically 
equivalent to a constant saturation velocity. In fact, since grn.rnax is modelled as 
( 3.2 ) 
the results reported In Figure 3.3 imply that Vrnax increases with Vos. The 
application of Equation 3.2 to extract Vrnax leads to a value that is about 66% ofvsat 
at Vos=28V. This result is in contrast with the findings in section 3.4, where the 
maximum carrier velocity in the channel is shown to remain close to the saturation 
velocity when the intrinsic MOSFET is biased in saturation. 
A more accurate inversion charge model and a physical velocity saturation value 
must be used in order to provide a deeper physical insight of the 
transconductance. 
3.3 Model description 
In this section a semi-analytical compact model is derived for the channel 
inversion charge of a power RF DMOSFET in the sub-threshold, linear and 
saturation regions of operation. The model is derived from the Level 3 model 
[41]-[45] by introducing a modified depletion charge model, ignoring narrow 
channel effects and implementing a simplified sub-threshold model. The choice of 
Level 3 as a starting point derives from the optimum compromise of this model 
between accuracy and simplicity. 
Six parameters are added to take into account the effects of the non constant 
channel doping concentration. A smoothing function is used to avoid the first 
order current derivative discontinuity at the transition from linear to saturation 
region typical of Level 3 models. The proposed model does not make use of the 
velocity saturation as a fitting parameter: a physically significant value of 107 cmls 
is used for Vsat. 
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3.3.1 Channel modulation and Depletion charge 
In this section an expression for the gate-controlled depletion charge of the 
intrinsic MOSFET of an RF power DMOSFET is obtained by extending a 
classical electrostatic model for a low power MOSFET. 
The decrease of the channel depletion charge by the source and drain depletion 
regions is modelled by considering the simplified electrostatic model of the 
intrinsic MOSFET shown in Figure 3.4. 
The depletion regions coming from the p-well/n+ junction and from the p-well/n-
drift junction overlap with the gate induced depletion region, sharing part of the 
depletion charge. The unshared gate charge can be thought of as belonging to the 
trapezoidal area highlighted in Figure 3.4 [41], yielding: 
Q -Q ·F depl - depl.O f' 
Qdepl.O = qN A.e.ff W = ~2£qN A.,'if (2'1' B) , 
F =J_ XS + XD 
.f 2L' 
CH 
( 3.3 ) 
( 3.4 ) 
( 3.5 ) 
where Qdepl,O is the depletion charge in the long channel case and Fs represents the 
fractional reduction of the depletion charge due to the drain and source depletion 
region overlap with the gate depletion region. 
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Gate 
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Figure 3.4: Electrostatic model of the intrinsic MOSFET. 
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In Equation 3.4, & is the permittivity, q is the elementary charge, 'I's is the bulk 
potential and NA,eff is an effective p-region concentration which takes into account 
the effect of the varying doping profile, In Equation 3.5 LCH is the channel length, 
Xs and Xo are the lateral extensions in the channel region of the depletion regions 
coming from source and drain respectively. Referring to Figure 3.4, Fs is 
calculated as the ratio between the total area depleted below the gate Atot=LcH'H 
and the trapezoidal area Atrapezoid=[LCH+ (LcwXs-Xo»)'H/2, where H is the 
extension of the depletion region. 
The following describes a novel strategy to directly relate the channel modulation 
.1L with the gate depletion charge. An expression of the charge sharing factor Fs 
is obtained as a function of the channel modulation, relating depletion charge to 
.1L through Equations 3.3. 
Since the source is grounded, Xs is constant; Xo is instead a function of the 
voltage at the drain end of the channel and is approximated here as: 
ilL 
X D =-+XDO ' K) (3.6 ) 
where Xoo is the minimum penetration of the drain depletion region in the 
channel, .1L is the channel modulation and KI> 1 is a constant introduced to take 
into account the effect of the non constant doping profile. Expressing Xo as a 
function of .1L permits a simple description of the drain side depletion region 
penetration in the channel. The factor IlK, is introduced to compensate for the 
over-estimation ofXo derived by using.1L in Equation 3.6. 
The factor Fs is then rewritten as: 
F =1_ilLIK, +K 2 
s 2L ' CH 
(3.7 ) 
(3.8 ) 
where KI and K2 are two constant model parameters. 
3.3.2 Threshold voltage 
In this section a novel expression which relates the threshold voltage to channel 
modulation is described. The expression is derived by taking into account the 
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charge sharing factor described in section 3.3.1. Two model parameters are 
introduced to permit the fitting of the threshold voltage model to measured 
threshold voltage values. 
From classic theory [46], the threshold voltage expression results as: 
V TH = Vro + (Fs -1)r~2'P F , 
with 
Vro = VFB•eff + 2'P F + r~2'P F , 
( 3.9) 
(3.10) 
(3.11) 
(3.12) 
(3.13 ) 
where 'PF is the Fermi potential, VFB,eff is an effective p-region flat-band voltage 
dependent on NA,etT and gate material, KB is the Boltzmann constant, !ox is the 
gate oxide thickness, T is the temperature in Kelvin and nj is the intrinsic carrier 
concentration. V TO represents the ideal threshold voltage in linear region of 
operation, corresponding to a condition in which source and drain depletion 
regions can be neglected. However, this ideal voltage is not directly measurable. 
In order to facilitate the parameter extraction Equation 3.9 is rewritten by 
substituting Fs with Equation 3.7, resulting in the novel threshold voltage 
expression 
with 
. r::m;- K2 VrHmax = VFB•eff + 2'P F + r" 2'P F (1---), 2LcH 
(3.14) 
(3.15) 
where VTHmax is the measurable maximum threshold voltage displayed by the 
device. The value of VTHmax can be extracted as the threshold voltage of the 
intrinsic MOSFET in linear region. VTH is the intrinsic MOSFET threshold 
voltage in saturation. 
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3.3.3 Inversion charge 
This section describes simple models for the channel inversion charge in the sub-
threshold and on-state of the intrinsic MOSFET. Three parameters are introduced 
to permit a straightforward fitting of the inversion charge. The continuity of the 
derivative of the charge is guaranteed by using two additional model parameters 
and an empirical smoothing function. 
Inversion charge below threshold 
The sub-threshold inversion charge model is derived by considering that the 
inversion charge concentration n for 'I'F<'I's<2'1'F can be expressed as: 
(3.16) 
Integrating the three-dimensional charge density n results in an effective inversion 
charge which can be expressed as [47]: 
Q _ Q (YarVth)/(K,K,T) inv,av - oe , (3.17) 
where K3> 1 is a fitting parameter and Qo is the inversion charge at the device 
threshold voltage V lb. 
Inversion charge above threshold 
In this section, the average inversion charge in the channel region is derived from 
the level 3 MOSFET drain current expression as: 
I Q =....!!!.+Q ;nv,ov 0' 
Vav 
E,ong•av = tiV~H /(LCH - tiL), 
tiV~H = min(V Dsat,tiVCH) ' 
(3.18 ) 
(3.19) 
(3.20) 
(3.21 ) 
where Vav is the average carrier velocity in the channel, !lefT is the effective channel 
mobility, EIOIIg,av is the average longitudinal electric field in the channel, LeH is the 
channel length, VDsaI is the channel pinch off voltage and ti V CH is the voltage drop 
across the inverted channel. 
The average inversion charge in the channel is: 
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(3.22) 
(3.23 ) 
where K..t> 1 is a correction factor introduced to avoid the overestimation of the 
inversion charge [46][48]. The expression ofVDsat results in: 
(3.24 ) 
(3.25) 
(3.26) 
Equation 3.25 could also be used to calculate Vosat. but it would produce over-
estimated values [46]. 
The expression used here is instead 
V = VGS - VTH 
Dsot K' 
a 5 
(3.27) 
where Ks> 1 is introduced to provide a smaller pinch-off voltage estimation with 
respect to Equation 3.25. To our knowledge, this is a novel approach. The use of 
Ks and Equation 3.27 permits a simplified parameter extraction in comparison 
with the use of Equation 3.24: the average inversion charge in saturation becomes 
independent of a, allowing for an independent fit of the linear and saturation 
regions. 
Smooth transition 
In order to avoid derivative discontinuities in the modelled inversion charge the 
voltage drop across the inverted channel is empirically modelled as [49][50]: 
~V = ~V 1----"-----....::. 
• ( In[l + eK.(I-V",", I,WCH ) J) 
CH,smooth CH In[1 + eK• ] , (3.28) 
thus providing a smooth transition between saturation and linear regions in 
correspondence with V· GS, the gate to source voltage marking the transition 
between saturation and linear regions of operation. The transition velocity can be 
adjusted by varying the parameter K6• 
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The continuity of the charge derivative at the transition from sub-threshold to 
saturation region can be guaranteed by imposing: 
(3.29) 
3.3.4 Transconductance expression 
This section describes a novel formulation for the transconductance peak value. 
Expressing the current as: 
I DS = Qinv.av vav ' (3.30) 
the transconductance results in 
(3.31 ) 
with 
V QV == Q;nv,av v QV , (3.32 ) 
Q aVav I gm2 = inv.av av 
GS VOS=Consl. 
(3.33) 
Using Equations 3.22, 3.23 and 3.27, an approximated expression of the 
transconductance peak can be derived by rewriting the inversion charge in 
saturation: 
Equation 3.34 is then substituted into Equations 3.31-3.33, yielding 
, 1 
gml = WCoxvov(l- VTH )(1--), 2Ks 
gm2 = WCoxv:'(VGS - VTH )(1 __ 1_), 2Ks 
(3.34 ) 
(3.35) 
(3.36) 
where VTH' and vav' are the derivatives ofVTH and Vav along VGS respectively. 
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When the average carrier velocity is close to saturation, the variation of Vav and 
therefore its derivative will be small; in such conditions the total transconductance 
can be approximated as: 
gm =gml =gm.idroIRF' (3.37) 
I , ) RF =(l--)(l-VTH ' 
2Ks 
(3.38 ) 
where RF represents a reduction factor with respect to the ideal transconductance 
case given in Equation 3.1. 
A simplified version of Equation 3.38 can be obtained considering the threshold 
voltage expression in Equations 3.14 and the two piece linear approximation of 
the channel length modulation that will be described in section 3.4.1, Equations 
3.45 and 3.46. Hence 
(3.39) 
(3.40) 
V V (VTHmax - V,h ) (V V) TH = In - V· _ V GS - In , 
GS In 
(3.41) 
(3.42) 
yielding the final peak transconductance expression 
= (1 __ 1_) V~s -VTHmax 
g m,max - g m.ideal 2K y. _ Y 
5"ff GS ,n 
(3.43) 
3.4 Results and discussion 
In this section simulation and modelling results are present in three phases. First, 
MEDICI simulations are used to assess the amount of channel modulation, the 
voltage drop across the intrinsic MOSFET, the carrier velocity and the electric 
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field in the channel and the drift resistance. In the second phase, the extracted data 
is used to verify the applicability of the modelling equations to represent the 
behaviour of the intrinsic MOSFET of the considered Si RP power VDMOSFET. 
In the third phase the model is used to provide a physical insight into the 
transconductance behaviour in the various regions of conduction. 
3.4.1 Device analysis 
Channel length modulation 
The amount of channel modulation ilL is extracted by verifying the strong 
inversion condition along the channel length: 
(r;nv = 'l's - VD - VFS -2'1's) > 0, (3.44 ) 
where VD is the potential along the channel, \lis is the surface potential and Finv is 
here referred to as the inversion function, determined via MEDICI simulations 
along the channel length. The values of 'Ps and VD, have been extracted at several 
points along the channel length at several V GS values at the operating VDS voltage 
of 28V. The bias independent 'Ps and VFS have been extracted in the off-state 
imposing VG=Vo=OV and for a small Vs>OV; such a bias permits the reduction of 
the drain and source side depletion region penetration in the channel and a more 
exact extraction. 
The inversion function Finv is positive in correspondence with parts of the channel 
region which are in strong inversion; solving Finv=O permits the determination of 
the inverted channel boundaries and subsequently the determination of the 
position of the pinch-off point and the amount of channel modulation. Figure 3.5 
shows the Finv=O contours extracted from device simulations. Before reaching the 
threshold voltage, an inverted region at the centre of the gate is observed. There is 
no inversion at the drain and source ends of the channel region because of the 
effect of the drain potential and the high doping concentrations respectively. For 
increasing V GS, the source and drain side inversion region boundaries extend 
towards the end of the channel region. At the threshold voltage all the source side 
channel region is strongly inverted, whereas channel modulation is observed at the 
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drain side. Channel modulation reduces for higher V GS, becoming zero for 
VGs>V·Gs. 
The extracted channel modulated length is shown in Figure 3.6 for VGS>V,h, 
where t.L reduces for increasing V GS values. 
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Figure 3.5: Inversion region boundaries as a function ofYGS for Yos=28Y. 
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Channel modulation reduces from a maximum ~Lo value at the threshold voltage 
to zero as the intrinsic MOSFET enters the linear region of operation at 
V GS=V· as. Figure 3.6 also shows that the amount of channel modulation ~L can 
be approximated as a two piece linear function 
{
m(VGs - V'h) + Mo, V,h <V GS~ V~s M= • 
0, V GS> VGS 
(3.45 ) 
with 
-Mo 
m=. , 
VGS - V,h 
(3.46 ) 
where Vas· represents the gate to source voltage at which the intrinsic MOSFET 
transits from saturation to linear region of conduction and ~Lo is the amount of 
channel modulation at Vth. 
Threshold voltage extraction 
RF Power DMOSFET devices display non uniform channel doping with a peak 
value at the source end. As a result, the gate voltage required to achieve strong 
inversion is not constant along the channel, but varies according to the doping 
concentration. This is acknowledged in Figure 3.5, where strong inversion is 
shown to occur in different channel locations at different V GS values. 
In a classic simplification [51], the threshold voltage is defined as the maximum 
local threshold voltage. Therefore, Vth corresponds to the strong inversion of the 
peak doping point in the channel. On the other hand, the complexity of threshold 
modeling for RF Power DMOSFET makes it difficult to precisely define a 
threshold voltage extraction method. Usually, RF Power DMOSFET device 
datasheets report threshold voltage values in saturation which are linearly 
extrapolated from the lDs-Vas characteristic. The values are typically extracted 
with the gate and drain terminal shorted to ensure that the device is operated in 
saturation. 
In order to extract the threshold voltage at the considered application voltage V DS, 
the Extrapolation method in the Saturation Region (ESR) described in [52] has 
been applied. The method consists of calculating the threshold voltage as the 
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offset of the line tangent to the los 0.5 -V GS curve at the application voltage Vos 
where the slope of the curve peaks. The accuracy has been verified with the Vth.max 
determination in Figure 3.5, where V'h.max is the gate to source voltage at which 
the inversion region boundary reaches the source. 
Voltage drop across the intrinsic MOSFET and drift region resistance 
The voltage drop across the channel as extracted from the two dimensional 
simulation results is reported in Figure 3.1, highlighting the potential at the drain 
(V D.m) and at the source (V S.m) end of the channel. L\ V CH increases with V GS up to 
small values of V GS above V th; it then decreases for higher values of V GS. 
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Figure 1.7: Voltage drop ICross the intrinsic MOSFET and calculated drift region resistance. 
For small current levels and in the off state the drain of the intrinsic MOSFET can 
be considered floating: its potential is strongly affected by the gate potential and 
VO.m increases with VGs. For increasing VGS values above Vth a pinched-off 
channel is fonned. The pinch-otT point moves closer to the drain end of the 
channel and a larger current will flow through the intrinsic MOSFET drain. The 
influence of the gate potential reduces and V O.m decreases through the effect of the 
drift resistance. For higher Vos values, the intrinsic MOSFET is biased in the 
linear region and all the current flows through the drain end of the channel. The 
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gate potential effect can be neglected and the intrinsic drain potential depends 
only on the drift resistance: 
(3.47) 
The non linear drift region resistance RDrifl is shown in Figure 3.7. ROrift is 
calculated from Equation 3.47 from the simulated VO.m and los values at the 
Vos=28V. Rllnfl progressively decreases for increasing VGS respecting the inverse 
proportionality with Ills acknowledged in Equation 3.47. 
Carrier velocity in the channel 
Carrier velocity is not constant along the channel length due to the varying 
channel doping. In order to include carrier velocity in a compact model 
formulation, the average or effective values need to be used. The average values 
are obtained from local, position dependent, simulation data as 
l-(,,-~ 
v =----
"" LCH-tU. 
Jv(x)dl' , 
o 
(3.48 ) 
where v(x) is the position dependent carrier velocity extracted along the channel 
length. The application of Equation 3.48 yields the average carrier velocity 
reported in Figure 3.8. 
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Figure 3.8: Average carrier velocity in the channel. 
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When the intrinsic MOSFET is biased in saturation the average carrier velocity 
remains above 85% of v .... indicating saturated velocity behaviour. In fact, it can 
be shown that the average longitudinal electric field in the channel Eav=~ V ILcH is 
at its saturation limit, which in silicon is around 5·104Y/cm [53]. For increasing 
Vos above threshold, v.,. progressively increases until reaching a plateau close to 
the saturation velocity value. For higher gate to source voltages the intrinsic 
MOSFET is biased in the linear region with a progressive reduction of the voltage 
drop across the channel. This causes a reduction of the average longitudinal 
electric field in the channel, yielding a reduction of carrier velocity. 
3.4.2 Model extraction and verification 
The model parameters are extracted considering the Ios versus Vos characteristic 
at Vos=28V and the observed threshold voltage value. The extraction is carried 
out in 7 steps: 
I. Vrnmax is extracted as the threshold voltage in linear region. 
2. V,h is extracted as the threshold voltage at Vos=28V. 
3. NA.efTand K2 are extracted by matching Vrnmax with Equation 3.15. 
4. K. is determined by fitting the modelled threshold voltage VTH to V,h at 
VOS=V'h. 
5. ~ and KS.cff arc extracted by fitting the los-Yos trans-characteristic in the 
linear and saturation regions of conduction respectively. 
6. ~ is determined in order to achieve a smooth transition between linear 
and saturation regions of conduction. Ks is adjusted to maintain a good 
saturation region fit. 
7. KJ is calculated according to Equation 3.29. 
The application of steps I to 4 yields the definition of the threshold voltage Yrn. 
Vrn is not constant during device operation. In fact, during operation at Vos=28V, 
the voltage drop across the intrinsic MOSFET channel ~ V CH varies. This affects 
channel modulation and therefore the amount of the depletion charge controlled 
by the gate electrode, yielding variations of the threshold voltage. The minimum 
threshold voltage Vrn=V'h is observed when the channel modulation is maximum 
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(~L=~Lo) at VOS=Vlh' The maximum threshold VTH=VTHmax voltage is observed 
when the intrinsic MOSFET is biased in the linear region. 
In step 5, the ~ and KScfT values are detennined through an independent fit of the 
current characteristic in the linear and saturation regions of operation respectively. 
As shown Figure 3.9, the extracted ~ and Kserr values permit a good current 
match but detennine an abrupt transition in the modelled current in 
correspondence with the transition of the intrinsic MOSFET from saturation to 
linear region of operation. The abrupt transition is a consequence of the abrupt 
variation of ~ V CH·. 
0.20 r~==~;:r...........-y---'-"""""-'--'--..... --r---:~~:;;;;;5~ I VD.-28V I 
5 
0.15 
f 0." -<>- Modelled -Simulated 
-
3 
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0.00 2 
3 .. 5 8 7 8 9 10 11 12 13 14 15 
VG. [V] 
Figure 3.9: Extraction of ~ and K~ .• fI' via independent fitting of the output characteristic. 
When Kt. is introduced in step 6, the abrupt transition in the current is removed. 
This result is achieved by providing a smooth approximation for the ~ V CH • 
detennined during step 5. The introduction of the smoothing function leads to a 
reduction of Ks with respect to the value of Ks.crr detennined in step 5. Kt, is 
finally extracted to fit the sub-threshold region current. The application of steps 5 
to 7 provides a good prediction of the 105 versus Vas characteristic and the 
transconductance, as shown in Figure 3.10. The model proposed in section 3.3 
represents an acceptable compromise between simplicity and accuracy, while 
providing physical insight into the intrinsic MOSFET behaviour in RF Power 
MOSFETs. 
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Figure 3.10: Modelled and MEDICI simulated transconductance and transfer characteristic. 
The model has also been verified on measured data. Figure 3.11 shows modelled 
versus measured los·VGS and transconductance at Vos=28V for a Polyfet SP204 
RF power MOSFET. 
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Figure 3.11: Modelled and measured transconductance and transfer·characteristic of a Polyfet 
SP204 device. 
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Measured IV characteristics have been used for the fitting of the model. In order 
to make possible the extraction of the model parameters it has been required to 
extrapolate information from measurements in several steps: 
1- The IDs-Vo,m characteristics of the intrinsic MOSFET have been extracted. 
The JFET approach described in [4] has been used for the determination of 
VO,m. 
2- The Ios-Vo,m characteristics have been used to empirically estimate channel 
modulation via the determination of the Early voltage [43]. 
3- The carrier channel velocity has been estimated by using an empirical mobility 
model [54] and approximating the longitudinal electric field in the channel as 
Elong=Vo,mlLcH. 
3.4.3 Transconductance analysis 
Using Equations 3.32 and 3.33 the two transconductance components have been 
calculated from the extracted Vav and Qinv,av values; the transconductance and its 
components gml and grn2 are reported in Figure 3.12. Equations 3.31 to 3.33 are 
rewritten here for convenience 
(3.49) 
dQ. , 
- "'''.QV V =Q V gml- dV t1l'- Inv,DV t1l" 
GS Yos =COIUI. 
(3.50) 
(3.51 ) 
The transconductance can be ideally portioned into three main parts, 
corresponding to the three operating regions that the intrinsic MOSFET is biased 
in for increasing values ofVGs: sub-threshold, saturation and linear region. 
In the sub-threshold region, for V GS<V tb, the transconductance increases from 
zero to about 5-10% of the peak ~ value. In this region, the inverted charge in the 
channel and its derivative both increase exponentially, whereas the carrier velocity 
can be considered constant. This yields grn2=O and gm=~(, as shown in Figure 
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3.12. Since the inversion charge dependence on Vas is exponential, the 
transconductance will increase exponentially, explaining the sudden rise of the gm 
characteristic. 
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Figure 3.12: Total transconductance and its components, highlighting the ideal transconductance 
limit and the approximated gm.max value calculated using Equation 3.43. 
In the saturation region, for Vth<Vas<Vas·, the carrier velocity is saturated. As 
shown in Figure 3.12, small variations in velocity yield the small amplitude of the 
gm2 term which becomes zero in correspondence with the peak. transconductance 
value, where v.v':::::O. The small amplitude of ~ in saturation permits an 
approximation of the transconductance as gm:::::gml, thus satisfying the basic 
assumption for the derivation of Equation 3.43. 
Figure 3.12 also shows that the value of the transconductance peak is well 
predicted by Equation 3.43. The estimated error is around 6%, a considerable 
improvement with respect to the classic ideal ~ limit formula. 
Although carrier velocity in the channel is saturated, the peak. transconductance is 
considerably smaller than the ideal limit in case of velocity saturation. Since 
Equation 3.43 has been derived considering the effect of channel modulation, the 
50 
Chapter 3 Transconductance Behaviour in 28V Si RF Power MOSFETs 
good prediction of the gm peak implies that the reduction of the transconductance 
with respect to the ideal limit is due to the effect of channel modulation on the 
inversion charge in the channel. The same deduction applies to the entire flat 
region of the transconductance characteristic. 
This implies that: 
The transconductance is limited by the rate at which inversion charge in 
the channel increases with the gate to source voltage (Q'inv.av). 
Channel length modulation affects Qinv.av and Q';nv,av, yielding 
Q'inv,av<WCOX. 
The ideal transconductance limit can be approached if channel length 
modulation involves a small part of the channel, that is when 
Q'inv,av:::::WCOX. 
Therefore, more than the transconductance ideal limit, it is more appropriate to 
talk about the inversion charge limit. 
In the linear region, for V GS· <V GS, the reduction of I:!. V CH for increasing V GS 
values results in a reduction of the longitudinal electric field and of the carrier 
velocity in the channel. This causes negative v.v' and gm2. For small V GS values 
above V GS·, the sudden reduction of the average carrier velocity leads Igm21 to 
increase faster than gml, causing the transconductance fall-off. For higher VGS 
values, in correspondence with the compression of the output current, Igm21 and 
gml decrease appreciatively at the same rate. 
Finally, Equation 3.43 is also useful in explaining the effect of the drift region 
resistance on the peak transconductance value reported in [55] and often 
observable during RF device optimisation. In fact, the peak gm value is shown to 
be indirectly related to the drift resistance value, through the Rtrift effect on V· GS. 
Since gm,ideal, Ks VTHmax and Vth depend only on the intrinsic MOSFET design, 
Equation 3.43 implies a relation of the peak transconductance value with the drift 
region resistance through V GS·. Therefore, since large drift resistances are 
associated with smaller transconductance fall-off points V·GS, Equation 3.43 
clarifies the observed reduced gm peaks associated to higher drift resistance 
values. 
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3.5 Summary 
A compact model for a Si RF Power DMOS transistor that provides useful insight 
into the device physical behaviour is presented. In the model, channel modulation 
is directly linked to the variation of depletion charge in the channel and a novel 
expression for the charge sharing factor is presented. The model also includes a 
modified Level 3 inversion charge description, where smooth transitions between 
operating regions have been imposed, a simplified drain saturation voltage 
expression has been used and a physical, non fitted velocity saturation value 
considered. The proposed model has been shown to permit a good agreement with 
MEDIC] simulations and measured data. 
Based on the proposed model, a novel expression for the transconductance has 
also been proposed. 
In saturation, although carrier velocity in the channel has been shown to be 
saturated, a large reduction of the peak value of the transconductance is observed 
with respect to the ideal transconductance limit. Consequently, it has been 
concluded that the reduction of the transconductance with respect to the ideal 
value and the transconductance flattening are mainly caused by the appreciatively 
linear increase of the channel inversion charge with the gate to source voltage. 
Following a dual-piecewise linear approximation of channel modulation, a novel 
equation for the peak transconductance has been proposed. The formula permits to 
relate the effect of the drift region resistance on the peak transconductance value. 
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4 
RF Performance Assessment of Si 
RF Power MOSFETs 
Abstract 
An innovative method for the estimation of large signal performance of Si RF 
Power MOSFETs is presented. The amplifier load line is used in the prediction of 
the large signal analysis. A procedure for the extraction of the optimum load line 
output characteristic is proposed. Power gain prediction is demonstrated by using 
a novel analytical power gain expression. Based on the analytical formulation. 
the load line characteristic is considered. permitting the assessment of gain 
compression. Finally. an extension of conventional prediction of linearity is 
proposedfor the large signal case. 
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4.1 Introduction 
Harmonic Balance (HB) simulations are the only viable approach to provide 
accurate RF performance estimation of devices in various applications. In the 
absence of HB, analytic expressions can provide a feasible alternative. A number 
of power gain expressions can be found in the literature for conventional 
MOSFETs [7][2][6]. Unfortunately, these expressions are not appropriate for Si 
RF power MOSFETs due to the substantial structural differences between these 
two applications. The most reliable analytical approaches available to date have 
been proposed in [4][5][7]. 
In this chapter an extension of [5] to deduce matching impedances and, for the 
first time, gain compression is proposed. Gain compression is assessed through 
the identification of the load line output characteristic of the amplifier. This output 
characteristic is also used in the assessment of device linearity. The work reported 
in this chapter also appears in [6]. 
The organisation of this chapter is as follows: the definition and extraction 
procedures for the load line characteristic are described in section 4.2. A new 
formulation for the power gain is proposed in section 4.3. The dependence on gate 
resistance and drain conductance is examined and the gain expression extended to 
the non linear current generator case to assess gain compression. A novel 
approach to estimate linearity is proposed in section 4.4, where the load line 
output characteristic is used in the inter modulation distortion estimation. A large 
signal approach and the extension of the analytical expression to the large signal 
case are also proposed. 
4.2 Load line determination 
Although the load line is extensively used in RF power amplifier design, real 
devices present non linear behaviour that make its exact determination non trivial. 
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Based on conventional theory, in this section a methodology is discussed for the 
determination of the load line. This procedure yields a direct relationship between 
input voltage and output current signal of an RF power amplifier which can be 
used for predicting the amplifier behaviour. 
Source 
Ius 
MAX: VMAX 
.................. ~======~~~~ 
Class A load line 
~ 
-
Figure 4.1: Power amplifier model and load line superimposed to the Ios-V os characteristics in 
class A. The load line is the loci of output current and voltage that the amplifier 
configuration forces on the transistor. In class A the slope of the load line is -11R.,p.. 
4.2.1 Background 
A simple amplifier configuration is shown in Figure 4.1, where the transistor 
output bias is provided through an ideal RF choke, a load impedance ZJoad is 
connected to the transistor through an ideal dc block capacitor and the transistor is 
considered as an ideal voltage controlled current source generator. The 
relationship between the output current and voltage of the power transistor can be 
expressed as 
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( 4.1 ) 
_ v
ou
, _ VDS - VDD I DS - I DD + - - I DD + -==----==-
ZL ZL 
( 4.2) 
Equation 4.2 represents a constraint on the transistor's output current and voltage 
that is imposed by the circuit. For a periodic input signal Vin, the steady state 
output current iout=los-loo and voltage Vout will define a stationary trajectory 
around the device quiescent point. This trajectory is usually referred to as the load 
cycle. 
A particular case of load cycle is obtained when a purely resistive load ZL=RL is 
considered. This particular load cycle is the load line. When superimposed on the 
device Ios-V os characteristics the load line is a line passing through the device 
quiescent point (VOS,Q , los,Q) =(Voo , loo). 
The concept of load line is particularly important in power amplifier design, 
where maximum linear power corresponds to a purely resistive load for the device 
current generator [4]. A resistive load for the device current generator is imposed 
by opportunely adjusting the device matching impedance in order to compensate 
for the internal device reactance as well as for the package parasitics. The value of 
this resistive load is chosen in order to yield maximum output current and voltage 
swings, therefore maximum linear power. Depending on the device bias, the 
optimum resistance value Ropt is determined considering the conduction angle a 
[4]: 
2I DS,Q 
a = arccos(- ), 
I MAX - I DS.Q 
( 4.3) 
V.wAX 2n-(l- cos(a 12») 
R =-- , 
opt I MAX a - sin( a) ( 4.4) 
where the conduction angle is a measure of the portion of the output signal in 
which conduction occurs (i.e. the input signal is above the device threshold 
voltage), and VMAX,/2 and IMAX/2 are the amplitudes of the maximum voltage and 
current swings respectively. IMAx corresponds to the current amplitude at the knee 
of the IDS-VDS. When the maximum voltage swing is limited by the device 
breakdown voltage VBR, VMAX is generally calculated as VMAX= VBR -Vkncc. 
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However, in Si RF Power devices, the voltage swmg is limited by the knee 
voltage and the application drain voltage, yielding 
V MAX = 2(VDS.Q - V knee)' ( 4.5 ) 
4.2.2 Load line determination 
Following the definition of an ideal load line, in a well designed linear power 
amplifier, the optimum resistance Ropt is imposed on the current generator causing 
the device load cycles to flatten onto the load line. This is an important result, 
since the load line can be easily extracted from static device measurements. In 
fact, the optimum load line is the line through the knee point of the Ios-V os 
characteristic (Vknee,Imax) and the bias point (Vos,Q,Ios.Q), as shown in Figure 4.2. 
The superimposition of the load line on the Ios-V DS curves of the device pennits 
the extrapolation of the output characteristic Iloadline along the trajectory defined by 
the load line itself, as shown in Figure 4.2. The extraction is required because the 
load line, mathematically defined by Equation 4.2 for ZL =RoPh does not explicitly 
relate input (Vin) to output (lout) of the power amplifier. The goal is to obtain an 
expression for the current along the load line as Iloadline=f(V GS). As shown in 
Figure 4.2, this is achieved by extrapolating the intersection point between the Ios-
Vos characteristics and load line for varying VGS values. 
A prerequisite for the correct detennination of the load line characteristic is 
represented by the accurate extraction of the V knee value to be used. However, 
when a non ideal RF power device is considered, even the identification of the 
knee voltage Vknee is problematic. 
This task should not be carried out by visual examination of the output 
characteristics of the device. In the Ios-VDs characteristics reported in Figure 4.1, 
although a range of values can be graphically identified as suitable drain to source 
voltages, an accurate and easy V knee detennination is not possible. 
The following describe a numerical approach for the accurate determination of 
V knee. An accurate extraction of the knee voltage is essential to maximise the ideal 
maximum linearly delivered power PUN 
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PUN =1/SVMAX1 MAX • (4.6) 
Since IMAx has been defined as the current level at the knee of the Ios-V os 
characterisitics, it can be expressed as 
( 4.7) 
where V GS.MAX is the maximum allowed gate voltage for the device, the 
determination of V knee corresponds to finding the value that maximizes 
( 4.8) 
Equation 4.8 is a non linear but one dimensional problem that can be easily 
numerically solved. 
Ideal Load Line 
VDS [V] 
......................................................................................... ~ ...:;;; .......... = ... --.... _-----.....:j 
_1 Ideal Load Line 
V GS [V] 
Figure 4.2: Superimposition of the load line to the los-Vos curves and extracted load line output 
trans-characteristic. The extraction is carried out considering a gate voltage at a 
time. For a certain gate voltage Vasx and Ios-Vos curve is identified. The 
intersection of this curve with the load line permits an association of the current 
level Ix of the load line at the intersection point with the gate voltage V GSX of the 
los-Vos curve. The locus of the (Vasx,lx) points so determined is the load line output 
transfer-characteristic. 
4.2.3 Results 
Simulated Ios-Vos are used in this section for the determination ofVknee and of the 
load line output characteristic. The simulations are carried out in ADS [9] on the 
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publicly available model of the Polyfet SP204 [10]. This is a non linear model 
based on a lumped element equivalent circuit developed in standard Berkeley 
Spice format. The SP204 model is optimised for Vos=28V and VGs=3.16V, 
presenting a good match with the published s-parameters for this bias, as it will be 
shown in section 4.3, Figure 4.9. Thermal effects are not included. 
Although not suitable to optimally represent the device behaviour for all possible 
biases, this model topology has been preferred to the state of the art electro-
thermal model adopted by Motorola [11] due to the possibility of easily de-
embedding the package effect and monitoring internal currents and voltages. The 
Motorola Electro-Thermal model (MET) is an empirical model which includes 
thermal effects, package and internal matching networks contributions. De-
embedding the package and matching networks from the MET model is not 
possible due to the unavailability of detailed information on the device. 
Furthermore, the empirical nature of the MET model makes it impossible to 
monitor internal voltages and currents. 
Extraction of the knee voltage 
Equation 4.8 is used for the determination of the maximum linearly delivered 
power as a function of Vknee, where the drain to source bias is imposed at 
Vos,Q=28V. The calculated values for a voltage sweep from OV to Vos=VOS,Q are 
shown in Figure 4.3. A clear maximum is identified in Vknee=7.l7V. 
Figure 4.3 helps to understand how to graphically identify the knee voltage when 
a non linear device is used. The knee voltage appreciatively corresponds to the 
intersection of the lines tangent to the current characteristic at Vos=OV and 
Vos=VOS,Q' 
Determination of the load line characteristic 
The load line characteristic is compared in Figure 4.4 to the conventional device 
output characteristic at a constant VOS=VDS,Q; the latter is the current 
characteristic usually reported in device datasheets. The constant Vos output 
characteristic yields a maximum current value which is considerably higher than 
the load line case. The smaller saturation value for the load line characteristic is 
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due to the knee of the IDs-V DS curves, which limits the current to the maximum 
value IMAx. The two output characteristic yield different transconductance curves, 
with a narrower &n bell observed for the load line case. 
~ P lIN,MAX=25.36W Vkn •• is assumed to 25 vary from OV to V DS.Q 
~ 
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Figure 4.3: Detennination of the knee voltage for a non ideal transistor. Vknee is detennined in 
correspondence of the maximum of the calculated linearly delivered power. 
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Figure 4.4: Drain current versus gate to source voltage and associated transconductance 
characteristics in the load line and in the constant drain to source voltage case. 
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Verification of the load line characteristic 
The verification of the accuracy of the load line output trans-characteristic in 
representing the device load cycle is discussed in section 4.3, Figure 4.19. It is 
shown that the load line approximation permits a reasonably accurate prediction 
of the amplifier load cycle up to the IdB gain compression point. 
4.3 Power Gain Assessment 
Generic analytic expressions and methodology for predicting the large signal gain 
of silicon RF power MOSFETs are presented. The expressions are derived from a 
model which includes input and output matching impedances, source inductance 
and gate resistance. Using the load line superimposed on a non linear current 
generator, this section demonstrates reasonably accurate predictions of gain and 
gain compression point. 
4.3.1 Background 
The effect of load impedance on load-pull contours was first analytically 
described by Cripps, who in 1983, demonstrated simplified equations that lead to 
good agreement with experiment [4]. Following Cripps, a power gain expression 
was derived in [5] based on the transistor model of Figure 4.5 under the 
assumption of a linear current generator, zero gate resistance and drain to source 
conductance. 
The power gain and optimum source and load impedance were given as 
gmRopt 
G= , 
arLs[CGs +CGD(l + Roplgm)] 
(4.9 ) 
(4.10) 
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(4.11 ) 
source capacitance, CGD is the gate to drain capacitance, CDS is the drain to source 
capacitance, gm is the transconductance value, Ropt is the load line optimum 
resistance, ZL is the optimum load impedance and Zs is the optimum source 
impedance. The value of the model parameters are extracted at the application 
frequency and bias. The transconductance value considered in Equations 4.9 to 
4.11 varies with bias, reducing from the maximum gm in class A, to g,J2 in class 
B. 
Another known expression that permits the calculation of the power gain is 
g;RL G=------------~~~-------------
ai[CGs + CGD(l + gm.MOS )]2 RG(l + oiC;sRi) 
gm.JFET 
(4.12) 
where RL is the amplifier load resistance, gm,MOS and gm)FET are the 
transconductance values associated with the intrinsic MOSFET and the JFET 
resistance of Si RF power MOSFETs [7]. 
Equations 4.9 to 4.11 may be considered as an improvement with respect to 
Equation 4.12, because Equation 4.12 does not include matching input and output 
impedances or the source inductance, which is particularly relevant for the 
VDMOS (Vertical Diffused MOS). 
4 IIN 2 
, 
2 " 
lvgS Igen(Vgs) IL C GS CDS Zs 6 .. "6' gDS 
V IN legl leds VL ZL 
Figure 4.5: Transistor model including matching impedances, gate resistance, source inductance 
and a non linear voltage controlled current generator. In reference [5], Ra and gos 
were not considered and I,en(V BS) was assumed linear. 
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4.3.2 Theoretical analysis 
Effect of Gate resistance on power gain 
The expression in Equation 4.9 overestimates the power gain as can be concluded 
from the results in [5]. Hence to overcome this limitation, in this work the model 
was modified to include the impact of ~. The drift conductance gos is also 
included to consider the power dissipated due to the drift resistance. Proceeding as 
in [5], the optimum load impedance ZL is determined by forcing the current 
generator to see a real output impedance of value Ropt. Ropt is the load line 
optimum resistance associated with the maximum voltage and current swings. The 
optimum source impedance Zs is determined as the conjugate match of the 
transistor's input impedance. 
Referring to Figure 4.5, circuit analysis reveals the existence of five independent 
nodes, referred by numbers from 0 to 4. Node 2 is split as 2, 2' and 2" to permit 
an easier identification of the currents. The imposition of Ropt on the current 
generator yields 
Assuming that V 31 =V gs is known, 
VJ2 =V31 -V21 =Vgs +gmRoplVgs = (l+g",Rop,)Vgs ' 
VRG = V43 = RGIIN • 
ICGD =/32 =Y32V32 = jaCCD(l +gmRop,)VgS ' 
I gDS = 12"1 = -jaCDsgmR''P,Vgs' 
ILs =/10 =/31 +121 +/ZOI +/2"1 = 
= [jmCGS + g",(l- gDSRol") - jaCDsgmRop,]Vg .• ' 
VLs = VIO = ZIO/IO = jcd.,S[jaCCS + gm(l- gDSRoP')- jaCDsgmRop,]Vgs' 
Input and load voltages and currents can now be calculated as 
VIN = V40 = V43 + V31 + VIO ' 
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(4.15) 
(4.16) 
(4.17) 
(4.18) 
(4.19) 
(4.20) 
(4.21) 
(4.22) 
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resulting in 
(4.23) 
(4.24) 
(4.25) 
V1N = RG/IN + Vgs + [aiCos LsRop, + jwLs(l- gosRnp,)]gmVgs -o}CGsLsVgs ,(4.26) 
(4.27) 
(4.28) 
(4.29) 
Using Equations 4.26 to 4.29 the optimum source and load resistance are now 
given as 
Lsgm(l-gosRop,) .1 + oiLs (C DS Rop, gm -CGs ) Z s = RG + + ; ----=--:..:....-...:!:..:..--=---==--
CGS + CGD(l + Rop,gm) a,{CGS +CGD(l + Rop,gm)) 
(4.30) 
[m2CDS LsRop, - Ropt + jai..s (1- gDSRop, )]gm -m2CGS Ls 
ZL= . . [;w(Cos +CGD)Rop, -(l-gDsRop,)]gm + joCGD 
(4.31) 
The input/output power and power gain expressions are derived by defining the 
input power as the power delivered to the transistor under conjugate match 
conditions and the output power as the power dissipated by the load-line 
resistance. These definitions yield 
(4.32) 
(4.33) 
G = Roptg; 
[ 
(CGs+CGo(l+Roptgm»2RG+ ] 2 
+Lsgm(l-gosRopt)(CGS +CGO +CGDRop,gm) m 
(4.34) 
It can be easily verified that expressions 4.30, 4.31 and 4.34 coincide with those in 
[5] for Ro=On and gos=OS. 
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IDEAL TRANSISTOR 
Transconductance and ouput current IM~~--------------------------------~----------~ 
E 
C) 
O-+------r L-----rO 
VGS M 
Figure 4.6: Transconductance and output characteristic of an ideal transistor. 
Power Gain expressions in the nonlinear case 
Equation 4.34 can be used only for the detennination of power gain at small input 
signal levels, i.e. where the output is linearly proportional to the input. This occurs 
in the ideal transistor case. The derivation implicitly assumes a constant value of 
the transconductance and a linear drain current to input voltage relationship as 
shown in Figure 2.3. In this case only, the fundamental component of the device 
current Igen remains proportional to the input signal V gs through the 
transconductance value gm: 
( 4.35) 
However, real devices have transconductance values which are neither constant 
nor linearly dependent on the input voltage. In the nonlinear current generator 
case, Equation 4.35 cannot be considered valid. The fundamental component of 
the current (Igen) has to be detennined from the actual current wavefonn Igen,wave 
Igrn ........ =lou,(Vas+Vgs(/») (4.36) 
where lout is the device output characteristic, V os is the gate bias voltage and 
V gs(t) is the input RF gate signal. 
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To obtain expressions for the input and load currents and voltages, gm V gs has to be 
replaced with Igen in Equations 4.26 to 4.29. The optimum source and load 
impedances, input and output power and power gain can then be calculated once 
the fundamental component of the current (Igen) is known. However it is not 
possible to provide an explicit formula for these parameters. They are defined as: 
Z s = conj(V1N /1 IN) ( 4.37) 
ZL = VL/IL 
~N = 1/2 Re[Zs]' I'Nconj(JlN) 
( 4.38) 
( 4.39) 
( 4.40) 
( 4.41) 
The values of optimum load and source impedance are evaluated at the I dB 
compression point. The input signal amplitude V gs= V compr at the I dB compression 
point is determined from the 3rd order power series expansion of the output current 
characteristic, after [4]. In the one tone and two tone case it can be stated as 
Veompr•I.,,,,,. = 
4c, (1_IO~os) ( 4.42) 
3c3 
Veompr,2.,,,,,. = 
4c, (I-I O~'os) ( 4.43) 
9c3 
where Cl and C3 are the first and third order coefficients of the power series 
expansion of the current. The extraction of the optimum impedance will be 
clarified with a practical example in section 4.3.4. 
4.3.3 Methodology for gain compression prediction 
The gain compression cannot be estimated from the gain expressions in Equation 
4.9, 4.12 and 4.34 since device non linearity is not taken into account. In this 
section an approach to predict gain compression based on the identification of the 
fundamental current component Igen is described. Igen is determined by calculating: 
(i) the output characteristic lout from the device IDs-VDs characteristics, 
(ii) the current signal waveform Igen,wave from lout, 
(iii) the fundamental component Igen of the current signal from 19en,wave, 
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Power gain is then detennined by replacing gm V gs with Igen in Equations 4.26 to 
4.29 and applying Equations 4.39 to 4.41. 
Output current characteristic and signal waveform determination 
Conventionally the Ios-V GS relationship used as the output current characteristic 
corresponds to a current measurement carried out at a constant Vos. This output 
characteristic differs from the output characteristic extracted along the load line, 
as has been highlighted in section 4.3.4. 
Since in a real amplifier the device operates along the load line characteristic, it 
follows that the correct estimation of power gain and gain compression can be 
achieved only if the output current characteristic lout in Equation 4.36 is extracted 
along the load line. Using the conventional constant Vos output characteristic 
instead of Iloadline in the power calculation leads to a miscalculation of the 
fundamental component of the device generator current, as will be demonstrated 
later in section 4.3.4. 
Time 
Current Signal Waveform 
determination from output 
trans-characteristic 
Output Characteristic I 
Figure 4.7: Amplification principle for a MOSFET in common source configuration: output 
drain current signal determination from the input gate voltage signal through the 
output trans-characteristic. 
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The load line characteristic Iloadline is extracted from the device IDs-VDs curves as 
described in section 4.2. Once the output characteristic Iout=Iloadline is determined, 
the output drain current waveform 1gen,wave is determined from the device output 
transfer characteristic applying Equation 4.36, as demonstrated graphically in 
Figure 4.7. The current waveform is next used to determine the fundamental 
component of the generator current. 
Fundamental generator current component 
In this section two approaches based on the Fourier analysis of the current signal 
waveform are presented: the (FFA) Fourier Fundamental Approach, only suitable 
for single tone input signals, and the (FSA) Fourier Spectrum Approach, also 
suitable for multi-tone input-signals. For the sake of completeness, the method 
proposed in [7] that makes use of an rms value of transconductance is also 
described. This will be referred to as the Empirical Approach (EA). 
EA - The Empirical Approach 
In [7] the extension of gain to high input levels was carried out by substituting gm 
with its rrns value: 
((dIg", M'uw)2 ([dIou,(VGSQ + V&,(t»)2 g = llT,t . dt= IIT,t , dt 
m,mu dV
GS 
dV
GS 
(4.44) 
based on the empirical assumption that the generator current can be described as 
( 4.45) 
This expression is empirical in that it is not based on any justifiable physical or 
mathematical analysis; it can be thought of as derived from a linearization of the 
more general Equation 4.36. As such, its validity surely holds at small input signal 
levels, but not necessarily at large signal levels. 
FFA - The Fourier Fundamental Approach 
In the case of a periodic input waveform, it is possible to express the generator 
current waveform 1gen,wave by its Fourier series expansion 
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I g~n.waw = Iou, (VGs.Q + Vg, (1) = 10 + L I K sin(kax + (Pk) 
t=1 
with 
(Pt = a tan(Hk I At) 
At = 21T [ I grn.Muv.(t)sin(kax)dt 
Ht = 21T [ I grn.M"av~(t)cos(kax)dt 
( 4.46) 
( 4.47) 
( 4.48) 
( 4.49) 
( 4.50) 
( 4.51) 
where Ik represents the amplitude of the signal of the k-th multiple of the 
fundamental frequency, T is the period and 0) is the angular frequency of the 
periodic input signal. For a single tone input of angular frequency 0), the 
determination of the current component at the fundamental frequency Igen=I\ is 
carried out using Equations 4.46 to 4.51. 
FSA - The Fourier Spectrum approach 
For a single-tone signal it is relatively easy to calculate Igen from Equation 4.36 
using the approach of Fourier series as given by Equations 4.46 to 4.51. However, 
in the case of two closely spaced signals the above approach is limited by 
excessive computational times. Hence a Fourier spectrum analysis is required. 
The decomposition of the current signal using the Fourier transform permits the 
identification of the signal spectrum and the identification of the frequency 
components of the current signal as 
( 4.52) 
The Fourier transform is carried out by applying the computationally efficient Fast 
Fourier Transform algorithm (FFT). The generator current component Igen at the 
fundamental frequency can then be determined. 
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4.3.4 Results 
In order to provide a benchmark for the assessment of the accuracy of the 
proposed expressions harmonic balance simulations have been used in this work. 
The simulations are carried out on the 28V Polyfet SP204 [10] in ADS [9] using 
the publicly available Polyfet model [l0]. The model, which has been described in 
section 4.2.3, is shown in Figure 4.8 and Figure 4.9 to permit adequate 
reconstruction of measured IV -characteristics and s-parameters. 
6 
o 
---0-- Simulated 
____ Measured 
5 
V Gs=12V 
10 15 
Vos [V] 
Figure 4.8: ADS simulated versus measured 105- Vos characteristics for the Polyfet SP204. 
20 
In this work, model components related to the package have been removed to 
achieve direct correspondence between the calculated and simulated impedance 
values. Alternatively, impedance transformation can be carried out to include the 
effect of package [5]. Ideal components such as RF chokes, DC feeds and shorts 
instead of transmission lines have been used in the simulations. The basic 
schematic setup used in power gain simulations in the single and two tone input 
case is shown in Figure 4.10. The extraction of the device parameter values is next 
described, followed by the procedure for the determination of the optimum source 
and load impedance values in ADS. This is followed by the amplifier setup for the 
extraction of power gain in the single and two tone cases. 
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F.' q=O.1-2.1GHz 
IoS,Q=796mA 
'~s,Q =28Y 
Figure 4.9: ADS simulated vcr us measured s-parameters for the Polyfct SP204. 
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/ Drain ..... -t--I 
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Figure 4.10: One-tone and two-tone ADS simulation setup. 
Extraction of the De ice Parameters Values 
The data used for the prediction of power gain based on the proposed equations 
and approaches i repre ented from the set of Ios-V 0 characteristics and the value 
of the model element. The 10 -VD data extracted from ADS D simulations is 
used for the determination of the fundamental current component Igon. The model 
elements alues are extracted at the application voltage VDs=28V from the results 
of a small signal simulation. Table 4.l indicates the values used in the calculations 
throughout ection 4.3.4. With the exception of Ls, these values have been 
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extracted from s-parameters measurements as described in the following. The 
value used for Ls is the value provided in the device model. 
Parameter Value Parameter Value 
COD [PF] 2.56 Ra En] 1.27 
Cos [pF] 49.56 gos [mS] 2 
Cos [pF] 23.36 Rop, En] 8.54 
Ls [nH] 0.13 
Table 4.1: Parameters for the Polyfet SP204. 
At high frequency , considering capacitances as shorts, circuit analysis shows that 
Im(z21) := 27rJLs, ( 4.53) 
( 4.54) 
Ls and Ra are extracted as the asymptotic values of Im(z21) and Re(zll) 
respectively. 
Their values are then de-embedded from the impedance matrix as III [12] as 
graphically shown in Figure 4.11. 
After de-embedding, the admittance parameters result as 
Y22 := gos + jOJ(Cos + CGo )' 
The model parameter values can now be extracted as 
( 4.55) 
( 4.56) 
( 4.57) 
( 4.58) 
( 4.59) 
( 4.60) 
( 4.61) 
( 4.62) 
The cIa s A Ropt value is calculated for a fixed supply voltage V DS,Q=28V and a 
Vknee=7.17Vas 
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v -V 
Ropt 
= 2 DS.I} kne, ( 4.63) 
fMA:'( 
~D (a) S' ~Z' I } Z' =~ Z:II Z'12 Vgs eGS gDS (b) ! Z 21 z'22 
'- Ls 
( 
_ ~z'u-(~+jaLs) z'l2-jcoLs (c) Z --" ..... "coL z 2l-Jua..s z 22-J s 
'-
(d) Z~ Y 
Figure 4.11 : De-embedding source inductance and gate resistance from the small signal 
parameters circuit. The measured s parameters matrix S' is converted in the 
impedance matrix Z' (a,b). Z' refers to the equivalent circuit which includes Ro and 
Ls. Ro and Ls values are determined from the impedance matrix Z' using Equations 
4.53 and 4.54. Their values are de-embedded from the impedance matrix in (c), after 
(12). The impedance matrix Z corresponds to the equivalent circuit in which Ro and 
Ls have been removed. The admittance matrix Y (without the Ro and Ls 
contribution) is obtained from the Z parameter matrix in (d). The admittance matrix 
Y is then used for model parameter extraction by using Equations 4.59 to 4.61. 
Optimum Source and Load impedance determination 
The optimum source (ZS,opl) and load (ZL,opl) impedance values for class A bias 
are extracted from load and source pull simulations using ADS as the values 
leading to the maximum I dB gain compression point. The schematics of the load 
and source pull simulation setups are shown in Figure 4.12 and Figure 4.14. 
The optimum load impedance is determined first. As in real load pull 
measurements, ZL,opl is identified as the load impedance yielding the highest 
possible level of power delivered to the load for a constant input power level. As 
shown in Figure 4.12, an impedance tuner is used as the amplifier load. As the 
tuner impedance is varied, the corresponding power delivered to the load changes. 
Keeping the input power constant ensures that the variation of delivered power is 
associated only with the variation of the impedance. Measuring the delivered 
power for many tuner impedance values permits the identification of the loci of 
constant delivered power as a function of the load impedance. The optimum load 
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impedance is detennined as the value corresponding to the maximum delivered 
power level. The load-pull contours are shown in Figure 4.13. 
VGG / 
RF 
CHOKE 
/' IDD 
DC BLOCK 
Draln"'--+--f 
DC BLOCK 
Power=Const 
Freq=lGHz 
Gale 
Figure 4.12: Load-pull simulation setup. 
Delivered Power Contours 
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3 
Polyfet SP204 
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6 7 
Figure 4.13: Load pull delivered power contours in the class A single tone simulation of the 
Polyfet SP204. 
The optimum source impedance is detennined analogously. As shown in Figure 
4.14, for this case the impedance tuner is placed on the input side and the 
optimum load impedance at the output side of the amplifier. Keeping the input 
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power constant ensures that the variation of power delivered to the load is 
associated only with the variation of the tuner impedance. The loci of constant 
delivered power as a function of the source impedance are described in Figure 
4.15. The optimum source impedance is determined as the value associated with 
the maximum delivered power level. 
/"" 
RF 
CHOKE 
z.ource 
.,/ 
TUNER DC BLOCK 
Gate 
Figure 4.14: Source-pu11 simulation setup. 
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Figure 4.15: Source pull delivered power contours in the class A single tone simulation of the 
Polyfet SP204. 
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A dependence on the input power level is observed for load and source 
impedances determined from load and source pull simulations, as shown in Figure 
4.16. The optimum load and source impedance values are ZL,opt= 3.69+3.83j and 
ZS,opt= 2.3+ 3.05j. 
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Figure 4.16: Dependence of the optimum load and source pull determined impedance on the 
input power level. The maximum P1dB is found in correspondence of the optimum 
load and source impedance. 
For a given PIN power level, the data in Figure 4.16 has been extracted as follows: 
1. ZL has been determined from load pull simulations as the output 
impedance value that maximises the delivered power 
2. Zs has been determined from source pull simulations as the input 
impedance value that maximises the delivered power 
3. PldB has been extracted from a single tone simulation of the Polyfet 
SP204. 
The dependence of the optimum impedances on the input power level imposed on 
the load and source pull simulations is a consequence of the device non linearity. 
Low input power corresponds to small input signal amplitudes, therefore load and 
source impedance determined as such levels will be close to the small signal 
value. In Figure 4.16 the impedance values remain constant for power input 
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values up to 25dBm, corresponding to a O.8V single tone signal amplitude. The 
constant impedance values reveal a linear response of the device for small input 
signal amplitudes. At higher input power the input signal amplitude increases, 
exposing the non linear device behaviour (wavefonn clipping and harmonic 
distortion generation). Therefore, the extracted impedance values implicitly 
consider the device non linearity, yielding larger IdB gain compression point than 
in the small signal case. 
The effect of optimum and small signal matching impedance effect on the device 
load cycles is shown in Figure 4.17. The impedances extracted at a small input 
signal cause the device to operate on a load line that is not the optimum class A. 
Also, a considerable deviation from the optimum load line is observed. This is a 
consequence of the non optimum values used, which yield the imposition of 
complex impedance instead of a pure resistor on the device current generator. 
7 
Polnet SP204 Load cycles P'N=O to 35 
6 Zs=2.5+4.1i A=5 [dBm] 
ZL=3.1+6.1i 
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er 
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_'S 3 VDs•Q=28V 
IDS•Q= 2.43A 
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0 
0 10 20 30 40 50 60 
VDS M 
Figure 4. I 7: Ideal load line and load cycles for the load and source impedances determined at 
smaIl input power. The non optimum impedances impose a non optimum load line 
to the device, resulting in lower maximum linear power. 
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Optimum Source and Load impedance in the single tone input signal case 
Six different ways of calculating the optimum impedance values are now 
assessed. The first three assume a linear current generator in the equivalent model: 
(i) without the inclusion of gate resistance [5]; 
(ii) including ~ (gos=O) as described in section 4.3.2. 
(iii) including ~ and gos, as described in section 4.3.2. 
Three methods consider the non linear current generator as described in section 
4.3.3: 
(iv) by using the Empiric Approach (EA); 
(v) by using the Fourier Fundamental Approach (FFA); 
(vi) by using the Fourier Spectrum Approach (FSA). 
In (iv)-(vi) the calculations are carried out considering the output characteristic 
extracted along the load line rather than the fixed Vos approach used to date. 
An example of determination of the optimum load and source impedance values is 
demonstrated for the non linear current generator cases (iv)-(vi) with the device 
biased in class A at Vos=28V. The Fourier Fundamental Approach is considered 
for this task. The calculated impedance values obtained from Equations 4.37 and 
4.38 are shown in Figure 4.18. The source impedance displays a strong 
dependence on the input signal level, while the optimum load impedance is 
appreciatively constant. It can be shown that this behaviour follows from the 
existence of the feedback elements CGO and Ls in the circuit. The optimum values 
for the source and load impedance are extracted in correspondence to the 1 dB 
compression point. The V gs=V compr value at which gain compression occurs is 
calculated by using Equations 4.42 (single tone case), yielding a value of2.43V. 
The calculated optimum impedance values are compared with those from ADS 
simulations. The power delivered to the load, shown in Figure 4.13 and Figure 
4.15, obtained by harmonic balance simulation in ADS is used to assess the 
accuracy of the calculated impedance values. The validation is based on the 
assumption that optimum impedance predictions correspond to a level of 
delivered power that is close to the maximum value. 
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The impedances calculated using all four approaches have been highlighted in 
Figure 4.13 and Figure 4.15, in the impedance plane of the delivered power 
contours. All the methods can be considered acceptable for the prediction the load 
and source impedance values. The errors in delivered power level are in fact 
always smaller than O.ldBm, corresponding to a maximum error of 0.2% on the 
dBm value and 2.28% on the value in watts. The cause of the errors in source and 
load impedance prediction can be identified in the model simplification and to the 
load line approximation limitations, where the device output characteristic has 
been extracted along the ideal load line instead that along the actual load cycles, 
as shown in Figure 4.19. 
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Figure 4.18: Calculated optimum source and load impedances in the single tone input signal case. 
The data refer to the application of the Fourier Spectrum Approach (FSA). V compr is 
determined with Equation 4.42, after the determination of the power series 
coefficient cl=1.2866[V·I] and c2=-O.0379[V·3] from the fit of the load line output 
transc-characteristic. 
In Table 4.2 it is observed that the calculated optimum load impedance remains 
practically constant in all cases. On the other hand, the introduction of the gate 
resistance and the drain conductance in the equivalent device model leads to 
differences in the calculated optimum source impedance values. The gate 
resistance causes an increase of the real part of the calculated source impedance. It 
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produces a ubstantial improvement in the prediction of the power gain value at 
small input signal levels. The drain conductance does not considerably affect 
power gain or impedance calculation, but adds to the generality of the model. 
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Figure 4.19: ADS HB simulated output s ignals superimposed the los-Vos curves and to the ideal 
load line in the ingle tone input signal casc. 
When the non linear current generator is considered in (iv)-(vi), the impedance 
values are extracted at the compression voltage. The real part of the source 
impedance prediction improves with the empirical method, but the device gain is 
overestimated. 
Method ZS lfil ZL lfi) G ldBI 
ADS HB simulation 2.3+3.05i 3.69+3.83i 12.38 
(i) Work in [5] (No Ra and gos) 2.09+4. li 2.98+3.37i 14.28 
(ii) This work, fonnula with Ro (gos=OS) (scction4.3.2) 3.36+4. I i 2.98+3.37i 12.90 
(iii) This work, fonnula with Ra & gos (section4 .3.2) 3.32+4.1 i 2.96+3.42i 12.94 
--(iv) mpiric Approach ( A) with Ro & gos 2.80+3.64li 2.98+3.46i 13.13 
(v) Fourier Fundamental Approach (FFA) with Ra & gos 3.32+4.09i 2.97+3.42i 12.25 
(vi) Fourier Spectrum Approach (FSA) with Ro & gos 3. 13+3 .93i 2.97+3.43i 12.36 
Table 4.2: Power gain at small Input levels, opllmum load and source Impedance values. 
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Although the Empiric Approach (iv) will be later shown to produce miscalculated 
fundamental generator current component Igen, source and load impedance 
predictions remain acceptable even in this case. This behaviour necessarily 
derives from a limited effect of the fundament generator current component on the 
impedance values, since Igen is the only non-constant and non-linear quantity used 
in the calculations. The limited impact of Igen on the impedance is demonstrated 
using Equations 4.30 and 4.31. These equations are suitable for the Empiric 
Approach case providing that gm is replaced with the gm.rms value at the 
compression point. 
Figure 4.20 reveals the small effect of the gm,rms value, and therefore ofIgen, on the 
calculated impedances. A large ±20% variation of gm,rms with respect to the value 
extracted at the compression point is shown to produce impedance modifications 
limited to less than 1% and 10% in the load and source case respectively. The 
source impedance is found to be more sensitive to Igen variations than the load 
impedance. 
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Figure 4.20: Effect of gm.rms variations on calculated source and load impedance in the single tone 
input signal case. The data is calculated applying Equations 4.30 and 4.31. 
This last consideration provides a reading key for Figure 4.15 and Figure 4.16. In 
Figure 4.15 the calculated load impedances practically coincide. Since the 
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calculated load impedance displays small sensitivity to Igen variations, the ZL 
values mostly depend on the constant capacitance and resistance values of the 
equivalent lumped element circuit model used. The error in estimating ZL,opt can 
be attributed to the simple equivalent circuit topology used, that is a systematic 
error. In Figure 4.16, the increased sensitivity to Igen causes the calculated Zs 
values to spread out in the impedance plane, although remaining within the 
45.29dBm delivered power contour. In this case, additionally to the systematic 
error due to modelling simplifications, errors in prediction also depend on the load 
line approximation, the accuracy of the load line extraction and the calculation of 
the fundamental component of the generator current, Igen. 
The fundamental generator current component lien 
A comparison of calculated and ADS values of Igen as a function of Vgs is shown 
in Figure 4.21. Igen has been extracted from simulation by probing the device 
model internal current. This has been possible by the lumped element topology of 
the model used. 
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Figure 4.21: Calculation of the fundamental component of the generator current in the single tone 
input signal case. 
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When a constant Vos output characteristic extracted at the quiescent drain voltage 
VDS,Q is used, the fundamental current component appears miscalculated 
regardless of the approach used: if a Fourier Fundamental Approach is used, the 
saturation value of the fundamental is considerably higher than in HB simulations. 
If the Empirical Approach of [7] is used, it leads to a calculated fundamental 
current component that does not saturate. This non physical behaviour is observed 
with the Empirical Approach even if the output characteristic extracted along the 
load line is used. 
On the other hand, a good prediction of the fundamental component is achieved 
when lloadline is used in the Fourier Fundamental (FFA) or the Fourier Spectrum 
Approach (FSA). This implies that the load line extraction described in section 4.2 
permits a good prediction of the actual load line cycles. This observation is 
acknowledged in Figure 4.19, where the device load cycles determined by ADS 
harmonic balance simulation remain close to the load line for input power levels 
Pne30dBm. For input powers above 35dBm the load cycles deviate from the 
ideal load line. It is important to notice that at this power level the device is 
already beyond the I dB gain compression point, which in this case corresponds to 
an input power level of 32dBm. 
Power gain in the single tone input signal case 
In this section the calculation of the power gain is carried out for a sweep of the 
input signal amplitude with the device biased in class A. The calculations are 
compared with the harmonic balance ADS simulation carried out as described at 
the beginning of this section. The output characteristic Iloadline extracted along the 
load line is used. Power gain is compared for the three different methods 
described in section 4.3.3 for the determination of the fundamental component of 
the generator current: 
(i) the Empiric Approach (EA); 
(ii) the Fourier Fundamental Approach (FF A); 
(iii) the Fourier Spectrum Approach (FSA). 
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The calculated power gain curves are compared with results of ADS simulation in 
Figure 4.22. The small signal power gain and IdB gain compression point values 
are compared in Table 4.3. 
A good prediction of power and IdB compression point is achieved in the Fourier 
Fundamental and Spectrum Approach. Overestimation of the small signal power 
gain and underestimation of the 1 dB compression point are instead found with the 
Empiric Approach. This behaviour is a consequence of the miscalculation of the 
fundamental generator current component shown previously in Figure 4.21. 
Impact of class on one-tone power gain predictions 
A verification of the proposed Fourier analysis based methods is carried out in 
Figure 4.23 and Figure 4.24 for different biases varying from class A 
(los,Q=2.45A), mid class AB (Ios,Q=IA), deep class AB (Ios,Q=O.25A) and class B 
(los,Q=O.02A). For each bias considered the load line characteristic and the 
optimum impedance values have been determined as described in the previous 
sections. 
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Figure 4.22: Comparison of the analytically calculated and ADS HB simulated power gains in the 
one tone input signal case. 
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Method GldBI PJdB !dBm) 
ADS HB simulation 12.38 44.1 
lIoadline and Empiric Approach (EA) 13.13 39.76 
lIoadline and Fourier Fundamental Approach (FFA) 12.25 43 .09 
lIoadline and Fourier Spectmm Approach (FSA) 12.36 43 .706 
Table 4.3: ADS HB slmulatcd and calculated IdB compressIOn pomt In the smgle tone case. 
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Figure 4.23 : omparison or the analytically calculated (FFA) and ADS HB simulated power 
gains in the one tone input signal case. The bias is varied from class A to class B. 
The calculated re ults for the Fourier Fundamental (FF A) closely match the ADS 
values in cia A and mid class AB. In deep class AB the precision of prediction 
reduces. This is a consequence of the load line approximation used in this work 
and of the load line current extraction method. At small gate voltages, due to the 
small current involved, the extraction of hoadline becomes challenging. This 
causes the power calculation to be less accurate in the small conduction angle 
deep AB and B cIa ses. Similar considerations hold also for the Fourier Spectrum 
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Approach. However, the calculated results in this case show a considerable 
improvement of prediction in class B with respect to the FF A. 
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Figure 4.24: Comparison of the analytically calculated (FSA) and ADS HB simulated power gain 
in the single tone input signal case. The bias is varied from class A to class B. 
A verification of the approach with measurements has also been carried out. In 
Figure 4.25 the power gain calculated with the Fourier Spectrum Approach is 
compared with measurements in class AB (los,Q=780mA and Ios,Q=250mA) and 
class B (los,Q=3mA) for a Polyfet SP204 device. The experimental data was 
provided by Dr. J. Walker at SEMELAB PLC. 
Measured Ios·Vos characteristics have been used in the extraction of the load line 
characteristic. The calculated power gain matches quite well with measurements 
in class AB, at least up to the I dB gain compression point. On the other hand, the 
prediction in class B is not satisfactory. In this case, an accurate extraction of the 
load line is complicated by measurement errors. Furthennore, the quality of the 
impedance match in the measurement setup cannot cancel out the device 
capacitive content completely; hence the load to the current generator is not 
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purely resi tive. This yield a deviation of the load cycles from the ideal load line, 
affecting the accuracy of the prediction. 
16 -- Fourier Spectrum Approach 
* Measured 
14 
in ~12r--~--~~~~ 
c 
~ 10 
~ 
los.a =250mA 
~ 8 
a. 
6 ~ -
Vos=28V 
F=1GHz 
los a-3mA 
4~~~lp~o~IW~e~t~S~p~20~4~1~~~'~~~~~ 
15 20 25 30 35 
PIN [dBm] 
Figure 4.25: omparison of the analytically calculated (FSA) and measured power gain in the 
si ngle tone input ignal ca e. The bias is varied from class AB to class B. 
Class A Power gain in the two-tone input signal case 
The validity of the prediction approach is demonstrated here in the class A two 
tone case only. A central frequency of IGHz and a tone spacing of l OMHz have 
been considered for the input ignal. The Fourier pectrum Approach is suitable 
for this case. The calculation of power gain is shown in Figure 4.26. Good 
agreement with both power gain and gain compression point is obtained (Table 
4.4). 
Method G IdBI P1db IdBm] 
ADS HB simulalion 12.367 41.65 
1I0adline and Fourier Spectrum Approach (FSA) 12.37 41.56 
Table 4.4: ADS HB simulated and calculated maximum power gain and I dB com ressi p on point in 
the two tones input signal case. 
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Figure 4.26: Comparison of the analytically calculated and ADS HB simulated power gains in the 
two tone input signal case. The considered power levels are referred to total 
fundamental power. 
4.3.5 Applicability and limitations of the analysis 
The equations presented in section 4.3.2 and 4.3.3 hold in all cases of continuous 
signal transmission for which a load line can be defined. 
Load line approximation 
With the load line approximation it has been assumed that the drain current and 
voltage at the RF frequency follow a trajectory close to the load line. This 
reasonable assumption does not fully correspond to the real case. As it has been 
shown in section 4.3.4, there exists a deviation of the trajectory from the load line. 
This deviation produces small errors at medium input signal power levels 
permitting a good estimation of the IdB gain compression point. However, a large 
deviation from the ideal load line is observed at large power levels as a 
consequence of severe waveform clipping which reduces the accuracy of 
prediction. 
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Model simplification and harmonic balance approach 
The methods described and the equations presented all assume the application of a 
known signal Vgs directly to the current generator of Figure 4.5. Constant values 
for the device capacitances are also considered in the analysis, making the current 
generator the only source of non linearity. In reality, the capacitors cannot be 
considered constant and V gs is unknown but needs to be detennined from the 
known amplifier input signal Vs. The calculation is simple in the ideal linear case. 
However, when the device non linearity is considered, a harmonic balance 
approach is required. This corresponds to the resolution in both the time and 
frequency domain of the equation 
Vs - I 
2 Re[ Z s] - IN' ( 4.64) 
which is derived considering the impedance Zs as the conjugate match of the 
device input impedance. Substituting Equation 4.27 into 4.64 and Igen to gm V gs, 
Equation 4.64can be rewritten highlighting linear and non linear parts according 
to the harmonic balance methodology [6]: 
Vs =[ CGD(fVGS'VDs,f)v:.~c+ ( ]. (465) 
2 Re[ZsJ + lfJCGD(VGs,VDS , )RopJ,len + lUll.. GS VGS,VDS,f) . 
Llnear.1Ik Non Linear side 
The solution of Equation 4.64 requires a harmonic balance non linear optimisation 
approach, which is beyond the scope of analytic modelling. 
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4.4 Assessment of linearity 
This section describes an extension of known methods for the estimation of 
linearity. An analytical formulation is derived from the classical small signal 
analysis, where the load line output characteristic is again used to describe the 
large signal case. Novel generalised analytical expressions are proposed for the 
determination of inter modulation distortion. The expressions permit the inclusion 
of higher degree intermodulation products, going beyond the conventional 9th 
order limit. A method for estimating linearity based on the implementation of the 
Fourier Spectrum Approach (FSA) is also presented. The proposed methods are 
shown to improve prediction with respect to conventional small signal 
formulation. 
4.4.1 Background 
When an input RF signal is applied to a non linear device, additional frequency 
components can be observed at the device output. Observing the spectrum of the 
output signal, two different non linear components are identifiable: harmonic 
distortion and inter modulation distortion. Harmonic distortion is represented by 
the existence of frequency components which are mUltiples of the original input 
signal frequency in the output signal spectrum. Inter Modulation Distortion (IMD) 
is observed for multi tone input signals and causes additional frequency 
components to be observed in the same range of frequency as the input signal. 
Whilst harmonic distortion can be easily eliminated from the output spectrum 
through a simple low band pass filtering, this is not possible for IMD since it takes 
place in the application frequency range. This makes Inter Modulation Distortion 
the most important measure of linearity in RF communication applications. 
!MD is calculated after the determination of the Inter Modulation distortion 
Products (IMP), which are defined as 'the additional frequencies at the output of a 
non-linear amplifier (or in general of any non-linear network) when two or more 
sinusoidal signals are applied at the input [13]. 
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For a two tone input signal of fundamental frequencies f2>f .. corresponding to a 
carrier frequency fo=(fl+ f2)/2 (central frequency) and modulating frequency 
fm=(f2-fl)/2 (half the frequency spacing ~=f2-fl): 
Vgs (I) = A [cos(2Jif.t) + COS(2Jif2t)] = 2A cos(2Jifot)cos(21ifmt) , (4.66) 
considering the n-th order power series approximation of the output signal 
waveform igm. wave 
(4.67) 
the IMD product expressions are determined by highlighting the frequency 
components of the output signal waveform. The complexity of the expressions 
increases with the order of the power series approximation. However, it has been 
shown in [14] that 9th order igm. wave power series approximation yield satisfactory 
estimations of linearity in RF Power double diffused Si MOSFETs. Such a high 
order is necessary to properly take into account the abrupt power gain 
compression displayed by these devices. It has to be noted that the accurate 
linearity in [14] is achieved after a fitting procedure based on the analysis of 
intermodulation distortion measurements. 
The IMP expressions relate the intermodulation products to the input signal 
amplitude A and the Ck coefficients in Equations 4.66 and 4.67. Substituting 
Equation 4.66 in 4.67 and applying Wemer's trigonometric rules results in a 
relation between igm. wave and frequency, input signal amplitude and power series 
coefficients. The terms of this relation can be arranged in different groups: the 
harmonics, presenting frequencies that are multiples of the original input signal 
frequencies, and the inter modulation distortion products, presenting frequencies 
that are a linear combination of the original input signal frequencies. 
The so obtained intermodulation product expressions for a certain order i will 
result in 
n 
IMP; = LPiAC;Ak , (4.68) 
k=1 
, {CA for k odd 
ct = , o for k even (4.69) 
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where P,k are the inter modulation product coefficients. The Pik values deterrruned 
up to the 9th order can be found in [14] and are reported in Table 4.5. 
n I 3 S 7 9 
IMPI I 9/4 25/4 1225/64 3969/64 
IMP3 
- 3/4 25/8 735/64 1323/32 
IMPS 
- - 5/8 245/64 567/32 
IMP7 
- - - 35/64 567/128 
IMP9 
- - - -
63/256 
Table 4.5: IntcrmodulatlOn Products Coefficients. 
As shown in [15], considering that the coefficients Ck can be expressed as 
1 d*J DS 
ck =gm.k = k! dV k 
GS VGS:I 'GS.Q 
(4.70) 
an expression for the third order intennodulation distortion is obtained as the ratio 
of the third order intermodulation product tenn and the term at the fundamental 
frequency: 
In a similar way, the fifth order intennodulation distortion results in 
1 
5 V S 245 V 7 567 V 9 
"8 gm,S Ss + 64 gm.7 8S + 32 gm.9 gs 
lMD5[dBc] = 20 10 9 25 1225 3969 
g V +-g V 3 +_g V 5 +__ V 7 +__ V 9 m.1 g. 4 ... 3 B' 4 .,.5 gs 64 gm.7 gs 64 gm.9 gs 
. (4.72) 
A visualisation of the intermodulation products for the determination of IMD3 
and lMD5 is shown in Figure 4.27. 
The limit of Equations 4.71 and 4.72 derive from the hypotheses on which they 
are based. As pointed out in [14] , it is supposed that: 
(i) the ystem re pon e is independent of the previous state of the system 
(quasi- tatic a sumption), 
(ii) the bandwidth is limited to the vicinity of the input RP signal envelope 
itself (weak di tortion), 
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(iii) the input RF signal envelope signal variations are slow when compared 
to the RF time domain (narrow fractional bandwidth). 
The quasi-static hypothesis (i) prevents Equations 4.71 and 4.72 to predict the non 
symmetrical low and high side intermodulation products observable during 
measurements (low and high side intermodulation products correspond to values 
of the spectrum extracted at frequencies respectively lower or higher than the 
central signal fo, as shown in Figure 4.27). 
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Figure 4.27: Typical two tone output spectrum detail in the proximity of the central frequency 
fo=(fl+f2)/2, for a signal spacing £\=f2·fl>0. Highlighted are the low side third order 
(IMD3Iow) and high side fifth order (IMDSbiBh) intermodulation distortion. Low and 
high sides corresponds to frequencies respectively lower or higher than fo. On each 
side. Intermodulation distortion is determined as the difference in decibel between 
the intermodulation product amplitude and the amplitude of the fundamental 
frequency. 
The narrow fractional bandwidth assumption and the weak distortion 
approximation yield the coefficients C'k to be null in correspondence with even k 
values, as acknowledged in Equation 4.69. Hypotheses (ii) and (iii) imply that the 
even order distortion products remain out of band. This leads to a inaccurate 
linearity prediction in a class B or deep class AB power amplifier, where second 
degree effects play an important role [14). 
Contrary to the work in [14], the Ck values m Equations 4.68-4.72 are not 
determined by fitting the measured intermodulation distortion. They are instead 
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calculated from the output characteristic, after [15], allowing for the 
intermodulation distortion prediction prior to any RF measurement. However, the 
so calculated Cl< coefficients do not take into account information on the phase of 
the intermodulation products, affecting the prediction accuracy. Also, the Ck 
values of Equations 4.68-4.72 are extracted at the bias voltage and determined as 
derivatives of the output current. Therefore, they are small signal parameters. This 
implies that their validity holds just for small amplitudes of the input envelope. 
Finally, it is important to point out that the determination of linearity through the 
application of Equations 4.71 and 4.72, is carried out considering the device 
transfer-characteristic Ios-VGS at a constant Vos=VOS,Q, as acknowledged by 
Equation 4.70. 
4.4.2 Methodology for linearity estimation 
The limitations of the conventional analytical approach for inter modulation 
distortion prediction have been identified in section 4.4.1. In particular, the 
conventional approach has been shown to be based on an implicit small signal 
assumption and on the use of the constant VoS=VOS,BIAS output characteristic. 
In order to overcome these limitations, two approaches to predict inter modulation 
distortion are proposed in this section: the Large Signal Fitting Approach (LSF A) 
and the Fourier Spectrum Approach (FSA). 
Large Signal load line Fitting 
Linearity is determined after calculating: 
(i) the load line output characteristic Iou,=Iloadline from the device Ios-Vos 
characteristics, as described in section 4.3.3, 
(ii) large signal coefficients from the power series approximation of the 
load line output characteristic Iloadline, 
(iii) the intermodulation product amplitudes IMPi. 
Step (ii) consists of the n-th degree power series fitting centred at the quiescent 
bias voltage V GS,Q of the output characteristic lloadline. This corresponds to the 
determination of the large signal CLS-I< coefficients of 
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n 
10uI =cLS-o + LCLS-l(VGS -VGS.Q)k . 
lzO 
Step (iii) consists in the application of 
n 
IMPi= LPikc;',HAl , 
1=1 
, {c LS-l for k odd 
CLS-k = , o for k even 
where the Pik are the inter modulation product coefficients. 
Intermodulation distortion is then determined as 
IMDn=2010 -- , ~/MPn) IMPI 
(4.73) 
(4.74) 
(4.75) 
(4.76) 
where IMPI is the single tone (low or high side tone amplitude) fundamental 
current component and IMPn is the single tone n-tb order intermodulation product 
amplitude. 
A novel expression for Pik is presented here in order to extend the application of 
Equation 4.74 to orders higher than the 9th, for which the Pik coefficients are 
available: 
., ., 
= 21-1 I. I.. 
Pik C;I)C;I) C~k)C~k) 
The derivation of Equation 4.77 is described in the following. 
Considering a two tone signal 
v,. (t) = 2A cos(2/ifot) cos(2/ifn,t) , 
(4.77) 
(4.78) 
the corresponding output current signal can be expressed from Equation 4.73 as 
(4.79) 
n 
;(t) = LeLS_lvg.(t)k, (4.80) 
k~1 
where lout is the device output characteristic. 
After substitution of Equation 4.78 into Equation 4.80, and expansion of the n-th 
power of the cosine function using [14] 
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In-I (n) (cos8Y =-;;:) L . cos[(n-2j)8], 
2 j=O } 
(4.81) 
the i-th degree component of the current ii results as 
i; = cLS_;vgs(t);, (4.82) 
Assuming a narrow band and weak distortion approximation, the k-th order 
intermodulation component of the current ii is identified as the component 
corresponding to the cos(k'21tfm)cos(2nfo) term, which result as 
i.t = [22-;( i X i )JcLS ;A; cos(k· 21ifmt)cos(2tifot). I (k-i)/2 (k+I)/2 - (4.84) 
The Pik coefficient can now be determined as half the square brackets term in 
Equation 4.84. The half factor derives from considering symmetrical the 
contribution from low and high side current spectrum. 
Fourier Spectrum Analysis 
Linearity is determined from the current output signal frequency spectrum 
F[Igen,wave]. F[Igen,wave] is determined in three steps by calculating: 
(i) the load line output characteristic Iloadline from the device Ios-VDs 
characteristics, as described in section 4.3.3 
(ii) the current signal waveform Igen,wave from Iloadline, as described in 
section 4.3.3 
(Hi) the Fourier Transform of Igen,wave, implementing Equation 4.52 through 
a FFT algorithm 
Third order low and high side intermodulation distortion are then calculated from 
the signal spectrum F[Igen,wave] as: 
IMD310w [dBc] = 2010 
F[/ gm. wow (t)ta( 2f1-h) 
F[I_n_(t)~ 
.- , .11/=/1 
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F[I gm wave (t)~ 
IMD3 . [dBc] = 20 log . f=(2f2-/)) 
'''gh F[ Igen wave (t r~ 
. ~f=h 
(4.86) 
Analogously, the low and high side fifth order Intennodulation distortion result 
as: 
F[J gen.wave(I)~ _ 3 -2 
IMD5 [dB]=201 I-(.Ii ( 2 ) 
_ c og ~ 
F[Igen wo.,(I) . 
JMD5 high [dBc] = 2010 
4.4.3 Results 
. 1=11 
F[I gen ... 'Uve (t)t=(3f2-2/ 1) 
F[Jgen.t\'Qw(t)t=h 
(4.87) 
(4.88) 
In order to provide a benchmark for the assessment of the accuracy of the 
proposed methodology, hannonic balance simulations have been used. The 
simulations are again carried out in ADS [9] on the Polyfet SP204 model [10]. 
The basic schematic setup used in power gain simulations is shown in Figure 
4.28. Ideal components such as RF chokes, DC feeds and shorts instead of 
transmission lines have been used in the simulations. 
VGS,Q 
DC BLOCK 
,/' 
RF 
CHOKE 
DC BLOCK 
/ Dnln _---1~ 
IDs,Q 
Gate 
Source 
Figure 4.28: One-tone and two-tone ADS simulation setup. 
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Monitoring internal voltages and currents has permitted the determination of 
linearity considering only the generator current. Also, it has been possible to 
express linearity as a function of the peak to peak envelope amplitude. This allows 
for a direct comparison between harmonic balance simulations and the analytic 
calculations, permitting correct assessment of the accuracy of the prediction of 
Equations 4.71-4.72 and 4.85-4.88. 
Analytical calculations vs HB simulations 
Intermodulation distortion is compared for: 
(i) the 'Small Signal Formula' of Equations 4.71 and 4.72, where the 
parameters are extracted from the constant Vos=VOS,Q output 
characteristic, 
(ii) the 'Small Signal Formula' as in (i), but considering the load line 
current characteristic Iloadline, 
(iii) the Large Signal load line Fitting Approach (LSFA), as described in 
section 4.4.2, but considering the constant Vos=Vos,Q output 
characteristic, 
(iv) the Large Signal load line Fitting Approach (LSFA), as described in 
section 4.4.2, 
(v) the Fourier Spectrum Analysis method, as described in section 4.4.2, 
(vi) HB simulation. 
Cases (i) and (ii) as well as cases (iii) and (iv) differ only in the output 
characteristic considered. The two output characteristics have been previously 
shown in section 4.2, Figure 4.4. The validity of the load line characteristic in 
representing the device load cycle has been demonstrated in section 4.3. The 
comparison with the constant Vos=VOS,Q output characteristic is carried out in 
order to assess which kind of miscalculation derives from its employment in a 
prediction of linearity. 
When compared to the constant Vos output characteristic, the load line 
characteristic presents a considerably reduced maximum current and a narrower 
transconductance. The peak transconductance value is not considerably different 
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in the two cases. The reduction of the gm bell width in the load line case implies a 
possible degradation of linearity with respect to the constant VDS case. 
The calculated and ADS simulated third order intermodulation distortion are 
plotted in Figure 4.29 and Figure 4.30. 
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Figure 4.29: Comparison of the ADS HB simulated and calculated third order intennodulation 
distortion. 
The degradation of linearity associated with considering the load line instead of 
the constant Vos output characteristic is acknowledged by the small signal 
conventional algorithm as well as by the large signal algorithm. Both small and 
large signal approaches are capable of capturing trend behaviours, associating 
larger third order intermodulation distortion to the load line case. 
However, when the load line is used, a comparison with HB results reveals that 
the small signal approach displays considerably larger errors in estimating 
linearity than the large signal approach. In particular, the small signal approach 
reveals a sweet spot that is not observed in ADS HB simulation. This behaviour 
derives from the incapacity of the small signal approach of correctly reproducing 
the device output characteristic, as shown in Figure 4.31. 
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Figure 4.30: Comparison of the ADS HB simulated and calculated third order intermodulation 
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figure 4.31: Load line current characteristic reconstruction in the small signal (H) and in the large 
signal case (iv). The small signal case approximation holds only for small voltages 
amplitudes. In the large signal case an acceptable fit can be achieved already for 9th 
order power series approximations. Oscillations in the current prediction can be 
avoided by increasing the order of the power series. 
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On the other hand, the large signal fitting approach permits a correct 
reconstruction of the output characteristic which leads to the improved estimation 
of IMD3. The analytical expressioR of the Pik coefficients presented in section 
4.4.2 permits the simple extension of the IMD3 calculation to power series of 
order beyond the 9th, yielding improved reconstruction of the output characteristic. 
Consequently, the 3rd order intermodulation distortion estimation is more accurate 
than in the small signal case and valid for a larger range of two tone envelope 
amplitudes. 
However, for two tone envelope amplitudes above 2Vpp, Figure 4.29 and Figure 
4.30 show that the large signal approach prediction worsens. This is a 
consequence of the modelling simplification used in the derivation of the 
approach and in particular of the narrow bandwidth as well as weak distortion 
assumptions and of the impossibility of including phase information in the 
intermodulation distortion calculation. 
Good linearity predictions are instead achieved at such signal amplitudes in the 
Fourier Spectrum Analysis case (v), where no particular assumption apart from 
the steady state approximation is considered. The correct prediction in this case is 
a consequence of the proper consideration of the intermodulation current phase. 
This information is in fact available after the application of the Fourier transform 
to the calculated current signal waveform. 
Unfortunately, the Fourier Spectrum Analysis is unsuitable for resolving small 
intermodulation products amplitudes. As pointed out in [16] this is a typical 
problem in computer aided analysis and is a consequence of numerical errors 
taking place when small intermodulation products are considered. 
4.4.4 Applicability and limitations of the analysis 
In the proposed methods, the amplifier linearity is calculated as the current 
generator linearity, neglecting the effects of the non linear capacitances. As for the 
power gain calculation of section 4.3, it is not possible to correctly identify the 
actual input waveform to the device current generator. 
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The load line fitting large signal approach removes the small signal limitation of 
the conventional approach, but maintains the quasi-static, narrow fractional 
bandwidth and weak distortion assumptions of the conventional method. 
Although no assumptions of the output signal spectrum are considered, the quasi-
static hypothesis is maintained in the Fourier Spectrum Analysis case. As pointed 
out in [16], the limit of any Fourier based approach for the determination of 
linearity is constituted by the large computational times involved. A very large 
number of data points might be necessary in order to correctly determine the 
signal spectrum at two closely spaced frequencies. Other calculation issues derive 
from the introduction of alia sing and interpolation errors [16]. 
4.5 Summary 
This chapter demonstrates a way to use the load line concept towards the 
prediction of the amplifier performance. An extraction procedure has been 
proposed and described for the load line output characteristic. It has been shown 
that only the load line characteristic permits correct prediction of the device 
performance. 
An analytic formulation of the large signal input and output power of Si RF power 
MOSFETs has been presented. Improved power gain and optimum matching 
impedance expressions are provided. The inclusion of the effect of gate and drift 
region resistance has been shown to improve the accuracy of the power gain 
prediction. The effects of a realistic non linear current generator have been taken 
into account in a novel methodology for the prediction of gain compression. The 
methodology has been demonstrated for A, B and AB classes of operation for 
both the single and two tone input case. The use of the proposed analytic 
formulation and basic Fourier analysis has been shown to permit reasonably 
accurate prediction of gain and gain compression. 
Following the load line output characteristic extraction, an analytical formulation 
has been proposed to predict intermodulation distortion. The approach is based on 
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the large signal fitting of the output characteristic where an arbitrary high degree 
of approximation can be used for the fitting polynomial. The approach has been 
shown to correctly estimate linearity. Improved prediction of intermodulation 
distortion has then been demonstrated by using a Fourier analysis based approach. 
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Abstract 
The effect of a shield plate in a vertical RF Power DMOSFET is analysed. 
Different shield topologies are studied by providing physical insight into the effect 
of the design parameters on the device behaviour. The dependence of the peak 
value of the transconductance on the drift region resistance is identified and 
explained. 
An innovative approach for device optimisation is proposed and implemented in 
the identification of the best possible design. The approach is based on the 
definition of a novel figure of merit for the resolution of the device design trade 
ojJs via determination of power gain and linearity. The optimum shield design is 
identified and its RF performance assessed. 
A novel device concept is presented. The device is equipped with a grounded p-
region which replaces the shield plate. The novel concept is optimised and 
compared to the shielded RF VDMOSFET. 
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5.1 Introduction 
Due to their small area and simple fabrication technology, field plates have been 
extensively used in power device design as planar junction termination in order to 
increase the junction breakdown voltages [1]. In [2] and [3] an analytic 
description has been carried out to model the effect of the plate on the electric 
field distribution. The field plate in vertical RF power devices has been used for 
several years [4][5][6][7]. The plate is shorted to the source electrode and is 
placed over the drift region between the gates of adjacent cells. By being shorted 
to the source, the field plate is grounded in RF power applications. Hence the 
MOSFET is biased in common source configuration. By that, the source is 
connected to the circuit ground while gate and drain are connected to the input 
and the output of the amplifier respectively. The grounded field plate, often called 
shield plate, is not a Faraday shield but provides capacitive decoupling between 
input and output ports of the common source power amplifier by significantly 
reducing the feedback capacitance. In recent designs, the shield plate has been 
used to increase the radio frequency performance of vertical MOSFET [8][9][ 1 0], 
where the gate electrode is cut to cover the channel region only. In these devices 
the shield plate permits a large reduction of the feedback capacitance content and 
an increase of the drift doping concentrations. It has been shown that, with respect 
to an unshielded VDMOSFET, a vertical DMOS device equipped with a shield 
plate presents a more uniform potential distribution which determines a significant 
reduction of the electric field and an improvement in breakdown voltage 
capability [9][10]. However, up do date there has been no discussion on the effect 
of position or dimension of the shield on RF performance. In [8] the possibility of 
optimising the shield plate in vertical structures is proposed, but not further 
investigated. 
Typical power device optimisations rely on the resolution of the breakdown 
voltage (BV) versus on resistance (Ros,on) trade off. On the other hand, RF Power 
devices for communications applications require aggressive design rules to 
achieve best possible gain and linearity. These are two additional figures of merit 
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in comparison to power devices. Unlike BV -Ros.on however, gain and linearity are 
inaccessible in device simulators [11][12]. Consequently, addressing the trade off 
between power gain and linearity results in the major challenge for the RF 
engineer. This trade off is evident at the device level in terms of capacitance 
content and transconductance behaviour. A decrease in gate to drain capacitance 
is a clear sign of increased power gain. As pointed out in [7], the flatness of the 
transconductance characteristic is an indicator of good linearity performance. 
However, although relevant, these remarks are not suited to be used as 
optimisation criteria at the device design level. 
This chapter examines the effects on the electrical performance of a standard RF 
Power VDMOSFET that occur with a field plate connected to the source. A novel 
figure of merit is introduced in order to address the linearity versus power gain 
trade offs and to permit the identification of an optimum RF design. A novel 
device concept is also proposed. The new design can be though as an evolution of 
the shield plate design to further reduce the feedback capacitance content. 
The novel figure of merit is presented in section 5.2 and then extensively applied 
throughout the chapter. The examined shield plate configurations are described in 
section 5.3. The shield effect analysis begins with the description of the effect on 
the breakdown voltage in section 5.3.2, and is followed by the determination of 
the optimum shield plate dimensions in section 5.3.3. In this section only the 
shield position is taken into account and the other design parameters (drift doping, 
cell pitch, etc.) remain unchanged. The variation of these design parameters for 
RF performance optimisation is then described in section 5.3.4. The optimum 
shielded VDMOSFET is then compared with the unshielded one in section 5.3.5. 
The novel GP-VDMOSFET design concept is proposed in section 5.4 and 
optimised in section 5.4.3. The effects of the grounded p-region and of the shield 
plate on the VDMOSFET performance are compared in section 5.4.4. 
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5.2 RF optimisation: the Unified Figure of Merit 
The value of a figure of merit could be strictly related to its predictive capability 
without compromising usability. This section proposes a new figure of merit to 
simplify the optimisation of RF power devices. The goal is to define a physically 
derived and reasonably accurate tool for addressing trends and RF perfonnance 
tradeoffs. 
A convenient definition for the novel figure of merit is 
UFM = -(G(dBJ r (IMD3(dBcJ)P, (5.1 ) 
where IMD3[dBc) is the third order intennodulation distortion expressed in dBc, 
G[dB) is the power gain expressed in dB, a and J3 are positive constants that 
represent the optimisation weights. The acronym UFM stands for Unified Figure 
of Merit, which acknowledges the composite nature of the figure of merit. 
The adjustment of the optimisation weights in Equation 5.1 pennits to give more 
relevance to either power gain or linearity during the device optirnisation process. 
If power gain is the main optimisation target then a>J3; if linearity is the main 
optimisation criterion then a<J3. As in communication, in the case of power gain 
and linearity having same importance, Equation 5.1 can be rewritten as 
(5.2 ) 
Equation 5.2 is extensively used in this chapter for the optirnisation of the shield 
VDMOSFET device. Since the UFM intends to represent an ideal perfonnance 
limit of the device, the best power gain and the best linearity performance are 
considered in its calculation. Suitable procedures for these tasks are described in 
this section. 
S.2.1 Desired linear output power and device width 
When working with simulators [11][12], the device is generally defined through 
the description of its two dimensional cross-section. The device extension in the 
third dimension is typically assumed to be 1~. The simulation results are 
therefore referred to this device width. 
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In order to estimate RF performance, the total device width has to be considered. 
A simple estimation of its value can be obtained as a function of the target output 
linear power for the device that is being designed. From the maximum linear 
power expression [4][5], given the desired maximum output linear power 
POUT.linear, the total device width results in 
8POUT.lineur W= , 
V M.,ul MAX-Ipm 
(5.3 ) 
(5.4 ) 
where IMAX-I"m is the maximum linear current extracted at the knee voltage Vknee. 
with the suffix -I f.U11 indicating that the values refer to a device gate width of 1 ~m, 
and V MAX is the maximum voltage swing. The total device width is an extension 
of the device in the third dimension required for the generation of the target output 
power (current in power applications). 
Once the device width has been determined, the device parameters can be 
dimensioned considering the parallel contribution of the number of 1 f.U11 devices 
required to obtain such a total width. The higher the device width, the larger 
current, transconductance and capacitance values result, whereas the load line 
resistance decreases with W. 
5.2.2 Maximum power gain Determination 
The power gain expression proposed in Chapter 4 
G = Roplg; , 
[ 
(CGs+CGD(l+Roplg",»2RG+ ] 2 
+ Lsg .. (l- gDSRopl)(CGS + CGD + CGDRop,g",) (J) 
(5.5) 
is used by considering an equivalent circuital model and imposing the optimum 
load line resistance Rop. on the device current generator_ An expression for the 
maximum device power gain can be obtain from Equation 5.5 by substituting the 
optimum load line resistance Ropt with the device output resistance Rout and 
imposing gos=OS. As pointed out in [16], a similar procedure is operated in order 
to achieve the maximum gain expression in the small signal case. Following the 
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resolution of the equivalent device model described in Chapter 4, as also resulting 
from the analysis of the device equivalent model in [16], Rout can be expressed as 
R = CGS +CGV 
uut gmCGV ( 5.6 ) 
When a value different from Rapt is imposed on the current generator, a reduction 
of the maximum linear power is observed. On the other hand, the imposition of 
Rout yields the maximum power gain at small signal. The differences between the 
two cases are qualitatively highlighted in Figure 5.1. Using the maximum gm 
value yields larger gain and therefore a better prediction of the maximum device 
gain. 
Pour lW1 
Figure 5.1: Qualitative comparison of power gain for maximum linear power and maximum 
gain. 
Substituting Ro.», the maximum power gain expression for the UFM determination 
gives 
G gm (5.7 ) 2CGV [2(CGS +CGv)RG + Lsgm]lil ' 
where ro is the angular frequency, Ls is the source inductance, Ra is the gate 
resistance, ~, Cas and CaD are the transconductance, the gate to source 
capacitance and the gate to drain capacitance of the device respectively. The gain 
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calculated applying Equation 3.3 represents the maximum gain that the considered 
device is capable of. The values to be used in Equation 3.3 are those extracted at 
the application voltage, where gm is the maximum transconductance value. For the 
UFM calculation, Equation 3.3 has to be calculated in class A, where the 
maximum power gain is achieved. 
5.2.3 Linearity determination 
Linearity is calculated in class A by applying the large signal load line fitting 
approach presented in Chapter 4 and described by 
IMDn = 2010g(IMPn) , 
IMPl 
" IMP; = LPikc~_kAk, 
A=I 
, {ClS-k for k odd 
ClS-k = , o for k even 
with 
Vs;,,,,,' (I) = A[cos(2Jif;/) + cos(2Jif;t)] = 2A cos(2Jifo/) cos(2Jifmt) , 
( 5.8 ) 
(5.9 ) 
(5.1 0) 
(5.11 ) 
(5.l2) 
where A is the amplitude of the two tone input signal Vsignal and the CLS-k terms are 
the coefficients of the large signal power series representation of the output 
characteristic. 
The choice of class A for the calculation of linearity is motivated by the fact that 
this class presents the least third order intermodulation distortion at medium-low 
input signal amplitudes. In this chapter, the linearity values used in the 
determination of the UFM are obtained by considering an input signal amplitude 
of 1 Vpp. This value is found to be appropriate for Si Power RF MOSFETS biased 
in class A, permitting the two tone signal to remain (unclipped) in the flat 
transconductance region. 
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5.3 The Shielded VDMOSFET 
This section describes the effect of the shield plate on the behaviour of the device. 
The Unified Figure of Merit presented in section 5.2 is used for the optimisation 
of the shielded device. Finally, RF performance assessment for the optimised 
shielded VDMOSFET design is carried out. 
5.3.1 Device Description 
An unshielded 28V VDMOS silicon device for RF Power applications has been 
considered as a starting point for this analysis. The gate oxide thickness, gate 
length and channel length values are 70nm, If.lm and O.9f.lffi respectively. The cell 
pitch CP, defined here as the minimum distance between adjacent p-well regions, 
is 9f.lffi. The n-drift doping concentration is 1.25·1015atoms/cm3• The device 
displays 8 breakdown voltage of 85V and a threshold voltage Vlh of 3.4V. The 
threshold voltage value has been extrapolated at the constant application voltage 
V os=28V as the offset voltage of the line tangent to the Ios-V GS curve where the 
slope of the curve peaks. 
Two main shield plate topologies, shown in Figure 5.2, are described: 
(i) The "MOS" shield, with the plate positioned over the drift, in its two 
versions: 
8. The "Drift" shield, laid continuously over the drift region 
b. The "Split" shield. cut in correspondence of the drift region centre 
(ii) The "Overlap" shield. with the plate positioned over the gate electrode. 
The shield plate is always shorted to the source electrode. 
In the MOS shield cases. the shield plate position in the device is described by the 
parameters T ox. DGale,Shield and LShield in Figure 5.2, where T ox represents the 
oxide thickness of the MOS structure constituted by the shield plate over the drift 
region and DGalc,Shield is the distance between gate and shield electrodes. In the 
Overlap shield. the shield plate position is described by the parameter T Over which 
represent the oxide thickness between gate and Overlap shield. 
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5.3.2 Breakdown voltage, potentiaJ and eJectric fieJd distributions 
This section report a brief overview of the effect of the shield plate on the 
modification of breakdown voltage, potential and electric field distribution in RF 
power VDM SFET. Field plates are extensively used in power device design; 
their effect on the electric field di tribution and on the breakdown voltage is well 
known and under tood [1][2][3]. In a VDMOSFET equipped with a MOS shield, 
the shield plate lead to a more uniform distribution of potential and electric field, 
determining a ignificant reduction of the electric fie ld and an improvement in 
breakdown voltage capability [9][ 10] with respect to an unshielded VDMOSFET. 
The effect of the hield plate on the potentia l distribution is shown in Figure 5.3. 
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quipotential contours at the breakdown voltage in the unshielded and shielded 
VDMOSFET cases. The shielded device presents a drift shield plate with 
DGa ••. Sh •• lcF II-lm and T ox = I OOnm. 
By creating a con tant potential surface above the drift region, the shield plate 
forces the constant voltage contours in the drift region to bend, closing within the 
device itself. Thi causes the reduction of the potential gradient in the proximity 
of the channel, yielding the peak electric field reduction with respect to the 
unshielded structure acknowledged in Figure 5.4. 
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Figure 5.4 Maximum electric field at breakdown voltage in the unshielded and shielded 
VDMOSFET ca es. The shielded device presents a drift shield plate with 
DGII •. Sh.<1d= I J.lIn and T ox = I OOnm. The electric field amplitude is extracted at the 
silicon-oxide interface of the shielded VDMOSFET, from the beginning of the 
channel to the centre of the drift region. 
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The analysis of the impact ionization rate of Figure 5.5 reveals a change of 
breakdown location: in the shielded device the breakdown occurs at the p-welVn-
drift junction in proximity of the point of maximum curvature, whereas in the 
unshielded device it takes place at the surface, in proximity of the gate end. 
When po itioned overlapping the gate, as in the overlap shield case, the shield 
plate does not contribute to a breakdown voltage improvement. The gate electrode 
ob tructs the hield to drift region path, preventing a substantial modification of 
the electric field and potential distributions. 
"' '" 
"' 
~ 
;; M 
~ . u 
-
-
Figure 5.5 : Impact ioni ation generation rate at breakdown in the optimised unshielded (left) 
and shielded case (right). The shielded device presents a drift shield plate with 
DG .... Sh,. lcF 1 ~lm and T ox = 1 OOnm. 
5.3.3 Shield positioning 
This section describe the effect of the drift shield plate on the device 
characteristics where only position and dimension of the shield are varied . All the 
examined structure present the same doping profile as the unshielded 
VDMOSFET. This allows association of its impact on drift resistance, 
transconductance and capacitance, power gain and linearity. 
]n this ection it is shown that the shield plate insertion always causes a 
degradation of transconductance and an improvement of gate to drain capacitance. 
These are opposing effects in terms of RF performance. The degradation of the 
transconductance is expected to reduce the linearity of the device and also to 
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reduce power gain, since a smaller gmax implies reduced current capabilities. The 
reduction of the gate to drain capacitance is expected to enhance gain and 
maximum frequency. The UFM values are estimated to resolve this trade off. In 
the RF based calculations the device gate width is set at 29mm. This length allows 
for 20W of maximum linear RF output power in the case an unshielded 
VDMOSFET. For a fair comparison, all the device configurations examined in 
this section present the same breakdown voltage of 85V. 
Drift Shield 
The drift shield belongs to the MOS shield topology. It represents the only shield 
type described in literature for vertical power MOSFETs [4][8][9][10]. Position 
and dimension of the drift shield plate are expressed as a function of the design 
parameters T ox and DGatc,Shicld in Figure 5.2. The shield plate length L results as 
L=CP-2DGatc,Shicld. 
On Resistance 
The specific on-state resistance of the examined structures is plotted in Figure 5.6. 
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Figure 5.6: Specific on resistance for the drift shielded devices with respect to the optimised 
standard VDMOSFET. 
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Increased specific on-state resistance is observed with the shield plate with respect 
to the unshielded VDMOSFET. The increase is due to an augmented JFET 
resistance associated with the cell spacing. With respect to the unshielded device, 
the channel of the JFET constituted by the p-wells of adjacent cells and the n-drift 
is reduced by the depletion region fonned under the grounded shield plate. Figure 
5.6 shows that the reduction of Tox and DGale,Shield detennines the increase of the 
on resistance. This follows from the proximity and the extension of the drift shield 
over the drift region, which causes the expansion of the depletion region of the 
shield MOS structure. 
Transconductance 
Figure 5.7 shows the peak transconductance values of the examined devices, 
where degradation of the transconductance is observed when the drift shield plate 
is used; the values are extracted in the saturation region at the operating voltage of 
Vos=28V. 
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Figure 5.7: Effect of the drift shield plate on the peak transconductance at Vos=28V. 
The degradation of the transconductance increases with the reduction of T ox and 
DGate,Shield. In both cases the shield causes an increase of the drift region resistance. 
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For a certain Vos this yields a reduction of the potential drop across the channel 
with respect to the optimised standard VDMOSFET, as shown in Figure 5.8. 
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Figure 5.8: Effect of the drift shield plate on the voltage drop across the MOSFET channel. 
Furthennore when the shield plate is used, the reduced voltage drop across the 
channel with respect to the optimised standard VDMOSFET yields an earlier fall-
otT of the transconductance, as shown in Figure 5.9. As described in [7], the 
intrinsic MOSFET moves back into the linear region for lower gate to source 
voltages. 
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Figure 5.9: Transconductance versus gate to source voltage for the unshielded and shielded 
VDMOSFET. 
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With the shield plate, the peak transconductance is lowered with respect to the 
unshielded VDMOSFET. As explained in Chapter 3, this behaviour is related to 
the earlier fall-off point V· GS and higher drift resistance caused by the insertion of 
the shield. 
This results in 
g m.ideal = WC ox V sal ' 
RF = (1 __ 1_) V~s -. max(V 77f) , 
2K VGS -V,,, 
(5.13) 
(5.14) 
(5.15) 
where W is the device width, Cox is the gate oxide capacitance per unit area, Vsat 
is the carrier saturation velocity, K is a constant larger than unity, max(VTH) and 
Vth represent the maximum threshold voltage displayed by the device and the 
threshold voltage at the application voltage respectively, gm,ideal is the ideal 
transconductance limit and RF is a reduction factor. Equation 5.15 relates V·GS 
with the peak transconductance value: larger drift region resistances give smaller 
values of VGs· which, according to Equation 5.15, are associated with smaller 
values of the peak transconductance. 
Capacitance 
The capacitors defined in the devices examined are represented in Figure 5.1 O. By 
considering that the shield plate is shorted to the source electrode and by solving 
the equivalent capacitance circuit associated with the capacitors reported in Figure 
5.11, expressions for the gate to drain, gate to source and drain to source 
capacitance are derived. The expressions are used to clarify the effect of the 
design parameters on the capacitance content. 
The gate to drain capacitance results in: 
1 I )-1 (1 I )-1 C CGD =(--+-- + --+-- + GDov' C Gmos C tkpI C SHmo. C GSHox (5.16) 
C depl = C depI_1 + C tkpl-2 , (5.17) 
where CGmos is the MOS capacitor defined by the gate electrode over the channel 
region, Cdepl is the capacitance associated with the depletion region of the p-
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well/n-drift junction and GDov is the parasitic MOS capacitor defmed by the gate 
electrode over the n-drift region. depl- I in Cdepl is distinguished from Cdepl-2. Cdepl- I 
is a ociated with the curvature of the p-weIVn-drift junction and is strongly 
affected by the cell spacing and the potential redistribution caused by the shield 
insertion, unlike depl-2. 
I 
J 
Dr: 
• • • !Depletion boundary I 
Figure 5.10: apacitors intrin ically defined in the examined shielded structures. 
SSlIo. 
CSllmo 
D 
Figure 5.11 : quivalent capaci tance circuit for the shielded devices. 
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The gate to source capacitance results in: 
(S.IS) 
C _ (1 1 )-1 1- --+-- , 
C SHmos C GDo. 
(5.19) 
where C OSox is the oxide capacitance between the gate and the source and COSov is 
the MOS capacitor defined by the gate electrode over the source n+ region. COSHox 
is the oxide capacitance between gate and shield, CSHmos is the MOS capacitance 
defined by the shield electrode over the n-drift region and CSSHox is the oxide 
capacitance between source and shield. 
The drain to source capacitance results in: 
C ( I 1 )-1 CDS "" depl + --+-C-- , 
Cs SHox SHmos 
(5.20) 
The approximations in Equations 5.16, 5.1S and 5.20 are derived by neglecting 
the effects of series type connections of three or more capacitors, which cause 
negligible effects due to their small magnitude. The simulated capacitance content 
of the devices examined is plotted in Figure 5.12 and Figure 5.13. 
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Figure 5.12: Effect of the shield plate on the gate to drain capacitance for unmodified doping 
profiles. 
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Figure 5.13: Effect of the shield plate on the gate to source and drain to source capacitance for 
unmodified doping profiles. 
The reduction of the electric field caused by the shield plate allows for an 
increased depletion of the reverse biased junctions, resulting in the decrease of 
Cdepl-I. Consequently, COD is reduced in accordance with Equations 5.16 and 5.17, 
as shown in Figure 5.13. The effect of the shield increases for small Daate,Shield and 
T Oxide and determines the associated reduction of gate to drain capacitance 
reported in Figure 5.12. The second term in Equation 5.16 has a lower order effect 
on COD which derives from the small values of CasHox. The shield plate, being 
shorted to the source electrode, increases the gate to source capacitance due to the 
contribution of CGSHox and CSHmos, in accordance with Equations 5.18 and 5.19. 
CGSHox and CSHmos increase with the reduction of DGate,Shield and T Oxide respectively, 
leading to the associated Cas increase of Figure 5.13. According to Equations 5.18 
and 5.19, CasHox produces a direct increase of Cas, while CSHmos increases Cl and 
has a secondary effect on Cas. As acknowledged in Equations 5.20, the drain to 
source capacitance is strongly affected by the value of CSSHox. For small CSSHox 
corresponding to large values of DGate,Shield, Cos is approximately Cdepl; since the 
shield insertion reduces the p-welVn-drift depletion capacitance Cdeph Cos can 
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become smaller than in the unshielded case. For large CSSHox the drain to source 
capacitance increases in spite of the reduction of Cdepl. 
It has to be noted that the shield plate also causes a reduction of charge on the gate 
electrode with respect to the unshielded VDMOSFET case. In the MOS shield 
case, the reduction of gate charge is proportional to the effect of the shield on the 
drift region. Large influence of the shield on the drift region is associated with 
large values of the CSHmos capacitance and therefore to large amount of charge on 
the shield. The shield affects the gate charge through CasHox. An accurate 
description of this mechanism will be described later for the overlap shield 
topology, where the gate charge reduction is the only cause of the reduction of 
CaD. Such a description has not been provided in the MOS shield case, where both 
charge variations in the electrodes and internally to the device take place. 
In order to quantify the influence of charge variations on capacitance, a more 
complex device model than the one reported in Figure 5.11 should be used. The 
model should take into account the resistive paths in the device and non-linear 
capacitance effects. 
RF based analysis 
The calculated power gain and third order intermodulation distortion, determined 
as described in section 5.2, are reported in Figure 5.14 and Figure 5.15. The 
Unified Figure of Merit values are reported in Figure 5.16. 
Figure 5.14 shows a power gain improvement with the shield plate which is 
associated with the reduction of CaD with respect to the optirnised standard 
VDMOSFET. Figure 5.15 shows the degradation of linearity caused by the 
negative effect of the shield on the transconductance characteristic. 
Examining the calculated UFM values of Figure 5.16, an optimum shield can be 
identified in the device with a gate to shield distance of 2!Jlll and an oxide 
thickness of lOOnm. For such a choice of the design parameters the degradation of 
Cas and gm is within 5%, while COD is about 45% of the unshielded case. At the 
optimum, the UFM reaches a value of 951, much higher of the 816 in the 
unshielded VDMOSFET case. 
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Figure 5.16: Effect of the drift shield plate insertion on the Unified Figure of Merit for 
unmodified doping profiles. 
Split Shield 
The split shield belongs to the MOS shield topology. The split shield effect is 
examined to establish if any RF improvement can be achieved with respect to the 
drift shield configuration by shortening the shield-plate/drift-region overlap. Its 
position in the device can be described by the parameters T ox, DOale,Shield and 
LShield of Figure 5.2, where T ox represents the oxide thickness of the MOS 
structure constituted by the shield, DOale,shield is the distance between gate and 
shield electrodes and LShield is the length of the shield plate. 
Being a MOS shield, it presents the same overall trend as the drift shield. The 
only difference with the drift shield is due to the reduced length of the shield 
plate. For constant DO.le,Shield and T ox values, smaller LShield causes a reduced 
effect on the drift region leading to a less degraded gm but also reducing the 
improvements on COD. 
Figure 5.17 to Figure 5.24 show the effect on the main device characteristics 
extracted from simulation results and on the calculated maximum power gain, 
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linearity and UFM values of the split shield design parameters T ox, DOate.Shield and 
LShield. 
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Figure 5.17: Effect of the split shield plate on the gate to source capacitance for unmodified 
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Figure 5.19: Effect of the shield plate on the gate to drain capacitance for unmodified doping 
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With respect to the drift shield, for constant DGate,Shield and Tox values, smaller 
LShield causes a reduced effect on the drift region leading to a less degraded gm but 
also reducing the improvements in CGo. The gm improvement is due to a smaller 
JFET resistance associated with the reduced drift region depletion width caused 
by the split shield. The reduction of the depletion width causes the increase of 
Cdepl.I, yielding higher CGO values, The LShield reduction also produces a reduced 
CSHmos, thus improving CGS and Cos according to Equation 5.18 - 5.19 and 
Equation 5.20 respectively. 
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Figure 5.21: Effect of the split shield plate on the peak transconductance at VDS=28V. 
The calculated third order inter-modulation distortion and power gain values for 
the considered split shield configurations are reported in Figure 5.23 and Figure 
5.22. 
As in the drift shield case, the degradation of gm caused by the split shield 
insertion worsens IMD3. The improvement of CGO yields an increased Power 
Gain. 
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The evaluation of the UFM values reported in Figure 5.24 shows that the optimum 
split shield geometry corresponds to DGate,source=O.1 ~m, T ox=300nm and 
LShield=2~m. 
With respect to the drift shield case with DGate,soun:e=2~m and T ox= I OOnm, the 
reduced split shield length permits a less degraded transconductance together with 
a low value of the gate to drain capacitance. The resulting UFM is about 949, 
slightly smaller than the value of 951 in the optimum drift shield case. This result 
is achieved with an improved power gain but with degradation of IMD3 with 
respect to the drift shield case, suggesting that the split shield is more appropriate 
than the drift one for applications at which high frequency is more a requirement 
than linearity. 
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Figure 5.22: Effect of the split shield plate insertion on the class A maximum power gaip Gmax 
for unmodified doping profiles. 
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Figure 5.24: Effect of the split shield plate insertion on the Unified Figure of Merit for 
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Gate Overlap shield 
The position of the overlap shield can be described by the parameter T Over of 
Figure 5.2, where T Over is the oxide thickness separating gate and shield 
electrodes. The overlap shield is placed over the gate electrode and presents the 
same length as the gate electrode. 
This shield plate configuration yields very small effects on the drift region 
because of the interposition of the gate electrode between shield and drift region. 
Nevertheless, a gate to drain capacitance reduction is observed. This section 
examines the mechanism causing the capacitance reduction and addresses the 
effects of the gate overlap shield on the transconductance. 
Capacitance 
In the gate overlap shield case, the modification of the electric field distribution in 
the drift region is quite small. Figure 5.25 reports drain and gate to source 
capacitances slightly increased with respect to the unshielded VDMOSFET. 
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Analogou to th M hi Id ca e, the equivalent capacitance model in Figure 
5.26 can b u ed to larify the effect of the design parameter Tover on the device 
perfonnance. With re p ct t un hielded ca e, the increases of CGS and Cos in 
Figure 5.2 are du to th added capacitance contributions CGSH and CSHmos 
re pecti ely. In Figure 5.25 a large reduction of CGD is revealed. This reduction 
doe not deri e from a hield effect on the depletion of the p-weIUn-drift junction. 
In tead, D i reduc d becau f the decrea e of the total charge on the gate 
electr de, h \: n in Figure 5.27. This is a consequence of a strong capacitive 
coupling b t\: e n gate and hield electrodes. The increase of CGO with the 
increa of gate t hie Id 0 ide thickne s TOver reported in Figure 5.25 derives 
D rain 
Figurc 5.26. Imphficd apa itanc modcl in the shield overlap ca e. 
The m del in igure 5.26 has been u ed to explain the gate charge reduction. The 
charg on th hield le trode ( 11) increases for increasing drain to source 
voltage, a n In igure 5.27 . Thi increase depend on the existence of a 
small (M etween hield and drain electrode, CSHmos of Figure 
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Figure 5.27: Charge on the electrodes of the unshielded VDMOSFET and with a gate overlap 
shield presenting oxide thickness T 0 ... =) OOnm. 
Therefore, when an overlap shield is used, the gate charge Qa,Overlap is reduced 
with respect to the Qa.unshielded charge observed in the unshielded device case: 
(5.21 ) 
The gate charge reduction described by Equation 5.21 causes the reduction of the 
gate to drain capacitance. 
In order to verify this concept, Equation 5.21 is rewritten as 
(5.22) 
According to Equation 5.22, the validity of the charge coupling mechanism is 
proved if tlQ can be shown to match QGSHox, where tlQ is the variation of charge 
on the gate electrode caused by the overlap shield plate. This is demonstrated in 
Figure 5.28, where the error in estimating the gate charge variation tlQ shows a 
mean value of just 3%. In Figure 5.28 tlQ is calculated comparing the simulation 
results in the shielded and unshielded case. QasHox is instead calculated using just 
the simulation results of the shielded device, through the resolution of the 
capacitance model of Figure 5.26. The capacitance CSHmos is calculated first, 
yielding the determination OfQGSHox, as described in Equations 5.24 to 5.28. 
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To further verify the charge coupling mechanism, Figure S.28 also shows that the 
simulated eGO is well matched by the gate to drain capacitance calculated from 
charge reduction: 
C = i)(QG.I.;",/r,,/J..J - QGSHar) 
GD.colt-u/olrJ i) V 
os 
(S.23) 
The shield to drain MOS capacitance CSHmos is calculated from the total drain to 
shield capacitance C OSIf as 
cWL 
CGSH(U =r' 
0. ..... 
(S.24) 
(S.2S) 
where the gate to shield oxide capacitance CGSHox is calculated with the classic 
plane capacitor formula. 
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Figure 5.28: Validation of the model assumption by calculation of charge and capacitance. 
QGSHox is determined from QSH considering all the parallel capacitance 
contributions between shield and gate and applying a charge partitioning 
calculation here: 
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Q _ QSH 
GSHox -I+K' (5.26) 
(5.27) 
( )-' 1 1 C::: -+--2 CGo CSHmo, (5.28) 
The approximation in Equation 5.28 derives by neglecting the effects of series 
type connections of three or more capacitors, which cause negligible effects due to 
their small magnitude. 
Transconductance 
Figure 5.25 reports the peak gm value to reduce with the increase of gate to shield 
oxide thickness T Over. The gate overlap shield plate insertion determines a small 
reduction of the peak transconductance value and a slightly earlier fall-off with 
respect to the standard VDMOSFET. This behaviour is a main consequence of the 
decrease of carrier concentration in the drift region, in correspondence with the 
end of the channel, as shown in Figure 5.29. Since the reduction takes place along 
the current path, the drift-resistance is increased, causing the earlier 
transconductance fall-off. The associated reduction VDrop affects the gm peak value 
through the reduction of the transconductance fall-off point V· as , analogously to 
the drift shield. 
RF based analysis 
As illustrated in Figure 5.25, with respect to the standard-unshielded 
VDMOSFET, the use of the gate overlap shield plate permits a CaD reduction of 
about 25% at a limited cost for gm. The maximum effect of the overlap shield is 
achieved for observed for the minimum considered oxide thickness T Over= 1 OOom, 
as reported in Figure 5.30. The maximum UFM value of 895 is observed for the 
minimum considered oxide thickness Tover=IOOnm. 
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5.3.4 Optimum shield plate design 
In this section the effects of the variations of the design parameters on the 
performance of the shielded RF power VDMOSFET are analysed, leading to the 
identification of an optimum shield plate design. The optimum drift shield plate 
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configuration is used as a starting point for this analysis, since it displays the 
maximum observed UFM value. 
For fair RF performance comparisons, unless otherwise stated, all the device 
configurations examined in this section present the same breakdown voltage of 
85V. 
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figure 5.3\: Effect of the drift doping on capacitance content and transconductance peak value of 
the shielded VDMOSFET. 
Effect of the drift doping concentration 
The etTect of the drift-doping on capacitance and transconductance for the 
optimum shielded device is reported in Figure 5.3l. Mostly, the doping increase 
affects gate to drain capacitance and transconductance. For high drift doping 
concentrations, eGO increases because of shallower p-wellln-drift depletion 
regions, whereas Srn improves because of the reduction of the drift region 
resistance. The reduction of the drift region resistance determines an increase of 
the voltage drop across the channel. This produces an increase of the peak 
transConductance value and delays the transconductance fall-otT. 
Figure 5.32 and Figure 5.33 show the calculated RF-related values for devices' 
widths dimensioned to generate 20W of RF output power. 
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Figure 5.32: Effect of the drift doping on power gain and intennodulation distortion of the 
shielded VDMOSFET. 
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Figure 5.33: Effect of the drift doping on the UFM of the shielded VDMOSFET. 
Figure 5.32 shows the effects of capacitance and transconductance variations on 
power gain and linearity. It can be seen that the power gain degrades and linearity 
improves for increased n-drift doping concentrations. The detennination of the 
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UFM pennits to resolve this RF perfonnance trade-off. Figure 5.33 reveals an 
optimum n-drift doping concentration of 3·1015atoms/cm3• For higher n-drift 
doping concentrations the breakdown voltage cannot be kept at the target value of 
85V, yielding devices unsuitable for 28V RF applications. Therefore, the results 
in Figure 5.33 show that the best RF perfonnance is associated with the maximum 
drift doping concentration for which the breakdown voltage specifications remain 
satisfied. 
Minimising the oxide thickness 
It has already been shown that the optimum shield plate positioning is associated 
with the smallest considered oxide thickness T ox. The minimum shield oxide 
thickness that can be used depends on the quality of the oxide and on the 
maximum voltage drop across the shield MOS structure. Depending on these 
factors, the minimum T ox has to be dimensioned in order to avoid the shield oxide 
breakdown. The simulation results in Figure 5.34 indicate a maximum voltage 
drop across the shield of about 30V. The minimum oxide thickness at the shield is 
accordingly set to 30nm, considering a critical electric field of I07V/cm for the 
silicon dioxide. 
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Figure 5.34: Potential at the silicon-oxide interface. 
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The reduction of the oxide thickness at the shield plate causes the degradation of 
linearity and the improvement of power gain shown in Figure 5.35. The maximum 
UFM is achieved at the minimum possible T ox value of 30nm. 
I Vos=28V I 1080 - D GaIe,Shleld =2~ - CP=9,.a.m ID :2. 14 L =1nH· R =10· F=1GHz 
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~ T o 0 1030 ID 0_ :2. -0 
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Figure 5.35: Effect of drift doping on linearity, power gain and UFM. 
Adjusting the device Cell Pitch 
The effect of the cell pitch on capacitance and transconductance for the optimum 
shielded device is reported in Figure 5.36. The cell pitch variation causes small 
modification on the device capacitance, but a noticeable change in peak 
transconductance value. This behaviour follows from the reduction of the drift 
resistance: increased cell spacing yields a smaller JFET resistance and a reduction 
of the p-welVn-drift depletion region width. The transconductance is observed to 
reach a saturated value at large cell pitches. This corresponds to adjacent cells that 
do not considerably affect each other: the JFET resistance becomes independent 
of the cell pitch. 
The p-welVn-drift depletion region width reduction associated to increasing cell 
spacing causes a slight increase of Cdepl and CGD• The gate to drain capacitance 
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increase and the improvement in transconductance are responsible for the power 
gain reduction and linearity improvements shown in Figure 5.37. 
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Figure 5.36: Effect of the cell spacing on capacitance content and transconductance peak value of 
the shielded VDMOSFET. 
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Figure 5.37: Effect of the cell spacing on power gain and intermodulation distortion of the 
shielded VDMOSFET. 
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The RF perfonnance trade-off is resolved considering the UFM values in Figure 
5.38. The UFM reveals an optimum cell pitch of 81lm. Although the UFM 
improves along with cell pitches above 91lm, CP cannot be arbitrarily increased 
since the device breakdown voltage falls below the target 85V value. 
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Figure 5.38: Effect of cell spacing on UFM of the shielded VDMOSFET. 
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The optimised shielded VDMOSFET presents a drift doping concentration of 
3·1 O'Satoms!cm), a shield oxide thickness T ox of 30nm, a cell spacing CP of 81lm 
and DOa,c.ShielcF2J.UD. The gate oxide thickness, gate length and channel length 
values are 7Onm, IJ.UD and 0.9J.UD respectively. 
The device displays a breakdown voltage of 85V and a threshold voltage V.h of 
3.05V. The threshold voltage value has been extrapolated using the at constant 
Vos=28V as the offset voltage of the line tangent to the Io,sos-VGS curve where the 
slope of the curve peaks (ESR method [19]). 
The device IV output characteristics are reported in Figure 5.39 for a swing of 
Vos and VGS values. The device displays good current saturation properties. The 
transconductance characteristic at V os=28V and the capacitance content of the 
device are reported in Figure 5.40. 
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Figure 5.39: Output current vs. voltage characteristics of the shielded VDMOSFET optimised for 
28V RF applications. 
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Figure 5.40: Capacitance vs. drain to source voltage and transconductance versus gate to source 
voltage of the shielded VDMOSFET optimised for 28V RF applications. 
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5.3.5 Shielded vs. unshielded VDMOSFET 
This section presents a comparison of RP perfonnance of the optimum shielded 
and the unshielded VDMOSFET. The devices present the same breakdown 
voltage of 85V; the total gate width of the devices is dimensioned for a 20W RP 
output power at an application voltage Vos=28V. The main characteristics of the 
considered devices are reported in Table 5.1. 
UNSHIELDED SHIELDED 
C ... [F/JlmJ (Vos ~28V VGS~OV F=lMHz) 4.30. \0-16 4.40. \0-16 
C ... [f/Jlffi) (Vos =28V VGs=OV F=lMHz) 2_95·\0-16 2.96·\0-16 
C ... [F/Jlffi) (Vos =28V VGs=OV F=lMHz) 3.33·\0-17 1.61-\0-17 
8m ...... [S/Jlffi) (Vos =28V) 3.16 \O-s 3.07·\0-5 
W[mm) 29 23 
Ls [nH) 1 
-----
Ro[n) 1 
Table 5.1: DevIce charactenstlcs. 
A comparison of the frequency capability is carried out through the calculation of 
power gain and linearity by the application of the Fourier Spectrum Analysis 
described in Chapter 4. 
Figure 5.41 shows that the shielded device has an improvement in maximum 
operating frequency Fmax as well as in cut off frequency Feu,. While Fmax is not 
considerably enhanced, a large improvement of Feul is observed. This is a 
consequence of the small input capacitance Ciss associated with the shielded 
device, according to the well know cut off frequency approximation 
F g", 
cuI <= 2/cc. ' 
, .. 
(5.29) 
(5.30) 
Considering the value per unit length reported in Table 5.1, the input capacitance 
Ciss is in fact reduced from about 12.5pF in the unshielded VDMOSFET to about 
9.3pF in the shielded case. 
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Figure 5.41: Current gain versus frequency for the optimised drift shielded and standard 
VDMOSFETs. The calculation includes the values of input and output matching 
impedances as a function of frequency and refers to a class A amplifier. 
Figure 5.42 and Figure 5.43 compare the calculated power gain and linearity for 
shielded and unshielded VDMOSFETs, with the devices biased in class A. 
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Figure 5.42: Class A power gain and output power versus input power for the optimised shielded 
and unshielded VDMOSFET. 
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Figure 5.43: Class A third order intennodulation distortion versus output power for the optimised 
shielded and unshielded VDMOSFET. 
At a frequency of 1 GHz, the shielded device displays an enhancement of the 
power gain of about 1.5dB, corresponding to a 45% increase with respect to the 
unshielded VDMOSFET. 
Linearity is also improved with the shielded VDMOSFET. As acknowledged in 
Figure 5.43, an average 5dBc reduction of IMD3 is observed with respect to the 
unshielded device over a large output power span. 
The main RF power figures of merit for the shielded and unshielded VDMOSFET 
are summarised in Table 5.2. An overall performance improvement is observed 
with the shield plate. 
UNSHIELDED SHIELDED 
G [dB) 11.09 12.46 
los.Q [A) 1.37 1.46 
VGs.Q [V) 5 6 
Feu, [GHz) 6.09 8.6 
Fmax [GHzJ 3.45 3.66 
Phlll [W)· 16.54 16.45 
IMD3 [dBcJ -18.19 -19.45 
PAE [%J. 38.92 37.33 
Table 5.2: Class A perfonnance of the 20W shielded and unshtelded VDMOSFETs .•• ' indicates 
that the extraction is carried out at the IdB compression point. 
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5.4 The GP-VDMOSFET 
Large improvement in RF performance can be achieved in a VDMOSFET when a 
shield plate is used. The main effect of a shield plate design is the modification of 
the potential and electric field distributions where, by creating a depleted region 
between the gates, the shield plate considerably reduces the electric field at the top 
of the device, improving the breakdown voltage and decreasing the feedback 
capacitance. 
In this section, the novel Grounded P-region VDMOSFET (GP-VDMOSFET) is 
presented. Instead of using a shield plate, a depleted region in the drift is created 
with a grounded p-region at the top of the device, between adjacent p-wells. The 
grounded p-region allows for a deeper penetration of the depletion region in the 
drift than in the shield plate case, causing further reduction of the feedback 
capacitance. On the other hand, this enlarged depletion region causes degradation 
of the transconductance, yielding an RF performance trade-off. 
5.4.1 Device description 
The unshielded VDMOS presented in section 5.3 has been considered as a starting 
point for this analysis. As shown in Figure 5.44, the p-region position in the 
grounded p-region VDMOSFET can be described by the parameters Dp and Wp, 
where Dp represents the depth and W p is the implant window opening of the p 
region; the distance between the p-region and the p-well follows DOP=CP/2-Lp/2, 
where Lp is the lateral extension of the p-region implant: L.,::::Wp+ 1.5*Dp. 
In this device, attention has to be paid in the design of the p-region in order to 
avoid a possible punch through at high drain to source voltages. Punch through is 
likely to occur for low p-region doping concentrations and small p-region contact 
to n-drift distances, as will be described in section5.4.3. 
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Figure 5.44: on idered device t pology for the GP _ VDMOSF T. 
5.4.2 imilaritie with th drift shield design 
Analog u to the M hi Id ca e de cribed in ection 5.3, the p-region design 
determine a d pletion region in the drift region of the VDMOSFET. The 
depletion region fi r a more unifonn potential distribution in the device, as 
shown in Figure 5.45. 
The more uniform p tential distribution yields a reduction of the peak electric 
field at th drain-end of the channel region reported in Figure 5.46. This causes 
the grounded p-regi n DM F T breakdown to occur in correspondence to the 
point f maximum urvature of the p-region, a in the shield plate case. 
The p-regi n ffe t n re i tan e and capacitance is analogous to the effect 
determined by th hield plat . Figure 5.46 al 0 shows the increased effect of the 
ground d p-regi n with re pe t to the hield design in reducing the electric field at 
the channel drain end. Thi re ult from a deeper penetration of tbe depletion 
region in the drift hen a grounded p-region is used. 
The p-r gionln- rift depletion narrows the JF T channel associated with the cell 
pacing, all ing a re i tan e in rea e. Such an increase is responsible for the 
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reduction of the voltage drop acro the intrinsic MOSFET and therefore for the 
degradation of the tran conductance characteristic shown in Figure 5.47. 
lo~ 
~ ~ -t-:::=::;....-::: 
Figure 5.45: Potential di tribution at VDs- 28V in the unshielded (left) and grounded p-region 
DM FET (right). For the grounded p-region device the p-region doping is 1019 
atom cmJ , Wp-2~m and Tp O.5~m. 
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Figure 5.46: Peak el ctri field at breakdown for the un hielded, shielded and grounded p-region 
DMO F T. The grounded p-region device has a p-region doping of 1019 
atom cm3, Wp-2pm and Tp=O.5~m. 
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Figure 5.47: Transconductance versus gate to source voltage for the standard and grounded p-
region VDMOSFET for unmodified drift doping profiles. 
The analysis of the capacitance content in Figure 5.48 and the detennination of 
the equivalent capacitance circuit in Figure 5.49 show other similarities with the 
shield plate. The p-region depletion capacitance (CP,depl) takes the place of the 
shield-MOS one (CSH.mos) and the equations ex.pressing CGS, Coo and Cos are the 
same as in the shield plate case if CGSHox, CSSHox and CSHmos are replaced with 
CGPox, CSPox and CPdepl. where CGPox is the oxide capacitance between gate 
electrode and p-region contact and CSPox is the oxide capacitance between source 
electrode and p-region contact: 
I I )-1 (1 I )-1 C CGD ::::(--+-- + --+-- + GDov' C G .... " C JqN C PJqN CGPox 
Cckpl = CJqN_1 + Cckpl- 2 , 
CGS :::: CGSox + CGs.,,· + CG""", + CGPox + Cl' 
I I )_1 CI =(--+-- , CPJqN CGDov 
( I I )_1 Cos ::::Cckpl + --+-- . Cspox CPJqN 
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A in the hield plate ca e, the p-region effect on the potential and electric field 
distribution eau e a reduced depl with respect to the standard VDMOSFET, 
which yield aeon iderable reduction of GO, as it will be shown in section 5.4.3. 
D rai 
• • • IDepletion boundary I 
Figure 5.4 apa itors intrin ically defined in the grounded p-region VDMOSFET. 
Pdepl 
D 
Figur 5.49: qUlValent cap:! Itance circuit for the grounded p-region design. 
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5.4.3 Device optimisation 
In this section the optimisation of the grounded p-region VDMOSFET is carried 
out by using the Unified Figure of Merit. 
Avoiding the p-region punch through 
An appropriate choice of doping concentration and dimension of the p-region 
pennits to avoid the occurrence of punch-through, which would otherwise limit 
the breakdown voltage and/or the forward bias safe operating area. 
The p-region punch through occurs when the p-regionln-drift depletion region 
reaches the p-region contact, allowing for an electron flow from the drain to the p-
region contact. The punch-through is likely to occur for low p-region doping 
concentrations and small p-region contact to n-drift distances, as shown in Figure 
5.50. 
85 
65 
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-0- P region, Wp=1~m 
-0- P region , Wp=2~ 
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1020 
P region doping [atoms/cm3] 
Figure 5.50: Breakdown voltage dependence on p-region width and doping for a p-region depth 
ofO.5~m. 
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Adjusting the p-region depth can prevent the p-region punch-through, as shown in 
Figure 5.51. Lower p-region depths are required for higher p-region 
concentrations. 
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Figure 5.51; Effect of p-region depth and doping on the breakdown voltage for a p-region width 
of2JUll. 
P-region doping and width effect 
The doping of the p-region has a direct effect on the extension of the depletion 
region and therefore on both capacitance and resistance content of the device. The 
increase of the p-region doping concentration and/or of the p-region width causes 
the increase of the p-regionln-drift depletion region, yielding an increased drift 
resistance and a decreased CPdepl. Consequently, transconductance and gate to 
drain capacitance are reduced with respect to the standard VDMOSFET, as shown 
in Figure 5.52. Their reduction yields the increase of power gain and the 
degradation of linearity reported in Figure 5.53 and Figure 5.54. 
The resulting RF trade-otT is analysed by calculating the UFM. Figure 5.55 shows 
that improved performance is achieved for a p-region of small width and doping 
concentrations ofabout 1019 atoms/cm3• 
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Figure 5.53: Effect of the p-region width and doping concentration on power gain. 
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Figure 5.54: Effect of the p-region width and doping concentration on linearity. 
870 
865 L =1nH - V =1Vpp - ro=1GHz Source SIgMt 
860 N-clrlft dop. conc=1.25x10
15 
atoms/cm3 
855 
Dp='~ 20W RF Power 
850 0 0- D--
---0 
845 
=e 840 u. 
~ 835 
830 
825 
820 
815 
-  - -: --0- Wp =1 J.U11 
. I Vos=28V I ~Wp=2J.U11 
-b-Wp=3J1m 
810 
" 
., 
1020 
P region doping [atoms/cm3] 
Figure 5.55: Effect of the grounded p-region doping concentration on the Unified Figure of 
Merit. 
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Effect of the p-region depth 
A p-concentration of 1019 atoms/cm3 and a window opening 2Jllll are considered 
in this section in order to limit the occurrence of punch through of the p-region in 
correspondence of small p-region depths Dp• The effect of the p-region implant 
depth Dp on CGD and gmax is shown in Figure 5.56. 
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Figure 5.56: Effect of the p-region depth on the gate to drain capacitance and peak 
transconductance values at V Ds=28V. 
An increased implant depth causes the p-region/n-drift depletion region to 
penetrate further in the drift region; the drift resistance increases and reduces the 
peak transconductance. The effect of the p-region on the potential and electric 
field distribution also increases, yielding the reduction of Cdepl and CGD• 
In Figure 5.57, the calculated power gain, linearity and UFM values show that 
shallow p-region implants yield improved RF performance. 
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Figure 5.57: Effect of the p-region depth on power fain, linearity and Unified Figure of Merit for 
a p-region doping concentration of 101 atoms/cm). 
Effect of the n-drift doping concentration 
Raising the drift-doping concentration causes the p-well/n-drift as well as the p-
regionln-drift depletion regions to reduce, decreasing the drift resistance. For a 
certain bias, higher doping concentrations lead to higher electric fields across the 
depletion regions, causing a reduction of the breakdown voltage. Also, higher drift 
doping concentrations cause a deeper penetration of the p-regionln-drift depletion 
regions in p-side of the junction, which can lead to the punch through of the p-
region. 
The width and doping concentrations of the p-region are again kept constant at 
Wp=2J.Ull and 1019atoms/cm3 respectively to prevent the p-region punch through. 
In order to achieve a breakdown voltage of 85V, the p-region depth is adjusted to 
compensate for raising drift doping concentrations. For fixed n-drift and p-region 
doping concentrations, the best RF performance will be associated to the smaller 
p-region depth for which p-region punch-through does not occur. 
Figure 5.58 reports the effect of the p-region depth on the breakdown voltage as a 
function of the n-drift doping concentration. If the p-region depth is increased, a 
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breakdown voltage of 85V can be achieved for drift doping concentration as high 
as 4·1OISatorns/cm3. For higher concentrations the p-region punches through even 
if the depth of the p-region is increased. 
The increase of drift doping causes an increase of CGD because of shallower p-
welVn-drift depletion regions and the increase of gm because of the reduction of 
the drift region resistance. 
Figure 5.59 shows the gate to drain capacitance and the peak transconductance of 
the p-region VDMOSFET for increasing drift doping concentration where the p-
region depth is the minimum depth which allows for avoidance of the occurrence 
of punch through. 
The increase of Dp causes the gate to drain capacitance to remain almost constant 
despite the increasing doping concentrations. The negative effect of Dp on the 
transconductance is compensated by the reduction of drift resistance associated 
with the increase of drift doping. 
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Figure 5.58: Effect of the p-region depth on the breakdown voltage as a function of the n-drift 
doping concentration. The p-region width and doping concentrations are kept 
constant at Wp=2~m and IOl9atoms/cm3 respectively. 
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Figure 5.59: Effect of the p-region depth on the gate to drain capacitance and peak 
transconductance values at Vos=28V. 
Figure 5.60, Figure 5.61 and Figure 5.62 demonstrate the calculated power gain, 
linearity and UFM respectively. Again, higher power gain is achieved in 
correspondence with lower CaD values, whereas linearity improves for increasing 
drift doping concentrations. 
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Figure 5.60: Effect of the n-drift doping on Gmax[dB] for a p-region doping concentration of 
1019atomslcml • 
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In Figure 5.62, the grounded p-region VDMOSFET shows a maximum UFM 
value at a drift doping concentration of 4·10· Satoms/cm3• 
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Cell pitch adjustment 
The effect of the cell pitch on capacitance and transconductance of the grounded 
p-region device is reported in Figure 5.63. The peak value of the transconductance 
improves with larger values of the cell pitch, due to the reduction of the JFET 
resistance. The feedback capacitance is instead found to degrade because of the 
reduced effect of the grounded p-region on the potential distribution in the drift. 
The reduction of the p-weIVn-drift depletion region width associated with 
increasing cell spacing causes a slight increase of Cdepl and CGD. The gate to drain 
capacitance increase and the improvement in transconductance yield the power 
gain reduction and linearity improvements shown in Figure 5.64. 
The RF performance trade-off between linearity and power gain is resolved 
considering the UFM values in Figure 5.65. The UFM reveals an optimum cell 
pitch of 8.5~m. 
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Optimised device 
The optimised GP-VDMOSFET has a drift doping concentration of 
4·I01Satomslcm3, Wp=2~m, Dp=1.3~m, CP=8~m and a p-region doping 
concentration of 1019 atoms/cm3• The gate oxide thickness, gate length and 
channel length values are 70nm, I~m and O.9~m respectively. 
The device displays a breakdown voltage of 85V and a threshold voltage Vth of 
3.1 V. The threshold voltage value has been extrapolated using the at constant 
Vos=28V as the offset voltage of the line tangent to the I°.5os-VGS curve where the 
slope of the curve peaks (ESR method [19]). 
The device IV output characteristics are reported in Figure 5.66 for a swing of 
Vos and VGS values. The device displays good current saturation properties. The 
transconductance characteristic at V os=28V and the capacitance content of the 
device are reported in Figure 5.67. 
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Figure 5.66: Output current vs. voltage characteristics of the grounded p-region VDMOSFET. 
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Figure 5.67: Capacitance vs. drain to source voltage and transconductance versus gate to source 
voltage of the grounded p-region VDMOSFET. 
5.4.4 Shield plate versus grounded p-region 
This section presents a comparison of RF performance of the optimum shielded 
and the unshielded VDMOSFET. The devices present the same breakdown 
voltage of 85V; the total gate width of the devices is dimensioned for 20W RF 
output power at an application voltage of Vos=28V. The main characteristics of 
the considered devices are reported in Table 5.3. 
SHIELDED PregioD 
C .. [F/~m] (VDS =28V Vos=OV F=IMHz) 4.40.10016 4.45.10016 
C"" [F/llm] (Vos =28V Vos=OV F=IMHz) 2.96. 10016 2087.10016 
---- ----------- --~----
Cm [F I~] (Vos =28V VOs=OV F= 1 MHz) 1.61.10017 1.40· 10017 
&m ..... [S/~] (VDS =28V) 3.07-1005 2095.1005 
W[mm] 23 23 
Ls [nH] I 
Ra en] I 
Table 5.3: Device charactenstlcso 
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A comparison of the frequency capability is carried out through the calculation of 
power gain and linearity by the application of the Fourier Spectrum Analysis 
described in Chapter 4. 
With respect to the optimum shielded device, Figure 5.68 shows that the GP-
VDMOSFET displays higher maximum operating frequency Fmax but a reduced 
cut otT frequency Feul. The enhancement of Fmax mainly derives from the feedback 
capacitance reduction reported in Table 5.3. The FeuI degradation is due to the 
increase of the input capacitance Ciss and the degradation of the transconductance. 
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Figure 5.68: Current gain versus frequency for the optimised drift shielded and grounded p-
region VDMOSFETs. The calculation includes the values of input and output 
matching impedances as a function of frequency and refers to a class A amplifier. 
Figure 5.69 and Figure 5.70 compare the calculated power gain and linearity for 
the shielded and grounded p-region VDMOSFETs, with the devices biased in 
class A. 
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At a frequency of 1 GHz, the grounded p-region device displays an enhancement 
of the power gain in excess of 0.5dB, corresponding to a 4.3% increase with 
respect to the unshielded VDMOSFET. 
Linearity is however slightly degraded with respect to the shielded VDMOSFET. 
As acknowledged in Figure 5.70, an average 2dBc reduction ofIMD3 is observed 
with the GP _ VDMOSFET with respect to the ahielded VDMOSFET. 
The main RF power figures of merit for the shielded and grounded p-region 
VDMOSFET are summarised in Table 5.4. 
SHIELDED P~REGION 
G [dB] 12.46 13 
los.Q [A] 1.46 1.42 
VGs.Q [V] 6 6.08 
Feu. [GHz] 8.6 8.05 
Fmax [GHz] 3.66 3.8 
P1dB [W]* 16.45 16.61 
IMD3 [dBc] -19.45 -19.7 
PAE [%]. 37.33 40.2 
• extracted at the IdB compression point. 
Table 5.4: Class A perfonnance of the 20W shielded and grounded p-region VDMOSFETs. 
5.5 Summary 
A systematic analysis of the effect of shield geometry and topology on a 
conventional RF power VDMOSFET has been carried out. Three different shield 
plate configurations were considered. The effects of the design parameters on 
breakdown voltage, capacitance and transconductance have been studied. It has 
been highlighted that the shield plate generally causes a reduction of the of the 
transconductance peak value. This reduction has been directly linked with the 
effect of the drift resistance on the transconductance fall-off voltage. The variation 
of capacitance caused by the shield plate has been clarified via an equivalent 
capacitance model. 
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A novel shield plate configuration where the shield is placed over the gate 
electrode has been presented and analysed. The observed feedback capacitance 
reduction has been explained through a previously unconsidered charge coupling 
mechanism. 
An innovative RF based optimisation of the shield plate has been carried out. It 
has been shown how the shield plate determines trade-off of the RF performance 
and how these can be resolved by using the novel Unified Figure of Merit, 
yielding the identification of an optimum RF power device. Maximum power gain 
and linearity expression have been proposed for the determination of this figure of 
merit. The RF performance of the optimum shielded device has been assessed. 
Large improvements with respect to the unshielded VDMOSFET have been 
observed. 
A novel device concept has been presented, the GP-VDMOSFET. The effect ofp-
region and shield plate designs on the device performance has been compared. It 
has been shown that the p-region permits larger reductions of the feedback 
capacitance than the shield plate. An RF based optimisation of the 
GP _ VDMOSFET has been carried out. The possible occurrence ofp-region punch 
through has been taken into account. P-region punch through has been prevented 
by opportunely adjusting the p-region doping, thickness and length. The 
GP _ VDMOSFET has been shown to represent a viable alternative to the shielded 
VDMOSFET. 
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6 
Package Thermal Effect 
Abstract 
A rigorous modelling procedure to estimate the heat extraction of a packaged 
VDMOSFET, taking into account the thermal resistance at both device and 
package level has been developed. 
Simulation results reveal that a significant reduction in the thermal resistance can 
be realised in a conventional power VDMOSFET by heat extraction from the top 
side of the device (through source and gate) rather than through the conventional 
bottom drain. 
A novel package topology for heat extraction from the top side is described. 
Device simulations suggest that the new package makes wafer thinning less 
significant for improvement of thermal resistance. 
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6.1 Introduction 
Si RF Power MOSFETs are generally available as discrete semiconductors in 
three-terminal packages. In RF Power applications, due to the high frequency 
involved, the effect of the package can substantially degrade the electrical 
performance of the device. 
For such a reason, Power RF packages are more complex than other discrete 
packages. The package header typically requires a ceramic layer to provide 
isolation between the package mounting base and the leads. The package and 
leads are made of copper, normally covered in gold metallization. The leads have 
to be considered as a transmission line at high frequency. The die is attached to 
the header with gold eutectic. Wire bonds, also in gold, are used to connect the 
top-side die contacts to the package leads. Shape and length of the wire bond 
wires, insertion angles and relative positions of the strip lines are chosen to 
minimise package parasitics, which can be considerably large due to the high 
frequency of application. 
The parasitics and the heat extraction properties of a particular package noticeably 
affect the RF performance. Insufficient heat extraction can significantly reduce 
carrier mobility and even compromise package integrity. Parasitic source 
inductance can considerably reduce power gain at high frequency. 
It is the packaged device performance that attracts customers; therefore it is 
important to predict the effect of the package at the early stages of a design. In 
Chapter 4 it has been shown that reasonably accurate predictions of RF 
performance can be achieved by inclusion of the package dependent source 
impedance in the power gain calculation. On the other hand, prediction of the 
effect of the package on the device internal temperature distribution and of the 
effect of temperature on the device performance is a complex issue. For such a 
task, 3-dimensional finite element analysis of packaged devices is desirable. 
However, this approach is impractical due to high computational resource 
requirements. Consequently, thermal evaluation is usually carried out either at the 
device level, ignoring the package contribution, or at the package level, 
178 
Chapter 6 Package Thermal Effect 
considering a uniform temperature distribution within the device. A combination 
of simultaneous device and package simulations remains inaccessible to date [1]. 
In this chapter, a unified thermal modelling procedure is proposed for estimating 
the total thermal resistance of a packaged device. The procedure is described in 
section 1.2. In section 6.3 the approach is used to compare the effectiveness of 
heat extraction from the top side of a recessed gate VDMOSFET, through source 
and gate, with the conventional approach of heat extraction from the bottom-drain 
side. The description of the method and the concept of source side heat extraction 
also appear in [2]. Finally, in section 6.4 some considerations of the package 
effect on the performance of RF power Si MOSFETs are discussed. 
6.2 Package thermal effect 
This section describes the integration of an approximated analytical method into 
electro-thermal simulations of semiconductor devices. The method permits the 
determination of thermal capacitance and resistance, allowing for packaged device 
characterisation. 
6.2.1 Background 
Thermal extraction in power devices takes place mainly through conduction. Heat 
is generated by self heating inside the die and is transferred out of the die through 
the device metal routing layers, the soldering-bonding layers and the package 
base. In package design, simplified approaches are often used to provide estimates 
of the package thermal resistance and capacitance [3]. Complicated package heat 
flow patterns can always be converted in equivalent thermal circuit diagrams. The 
analogy between the diffusion of heat and the transport of electrical charge 
permits the resolution of these circuits with classic circuit analysis methodologies. 
This yields high level insight, providing a link between design parameters and 
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thennal perfonnance. Also in [3], these approaches are shown to produce 
adequate prediction of thennal perfonnance in simple packaging configurations. 
Thennal resistance and capacitance are measures of the capability of a given 
structure for transferring and accumulating heat respectively. The general 
definition of thennal resistance is the ratio between a variation of temperature !J. T 
and the associated heat flow Pth 
(6.1 ) 
where the heat flow is the variation of heat stored with time Pth=QI!J.t. 
The thennal capacitance is the ratio between the accumulated heat Q and the 
associated temperature variation 
Q 
C'/r = !J.T· (6.2 ) 
When the heat flow can be approximated as one dimensional, as depicted in 
Figure 6.1, simple geometry dependent definitions of thennal resistance and 
capacitance result in 
h 
R =-
Ih k. A' 
C'/r =c·d·V=c·d·h·A, 
(6.3 ) 
(6.4 ) 
where d, c, k respectively are the density, the specific heat and the thermal 
conductivity of the heat flow medium and h, A, V correspond to the height (in the 
direction of the heat flow), the area, and the volume (V=Ah) of the element 
involved in the heat conduction. 
A more complex situation encountered in semiconductor packages is represented 
by the heat flowing from a small source of area Aheal to a large sink. In this case 
the heat flow cannot be approximated as one dimensional and Equations 6.3 and 
6.4 fail. The heat flow takes place in a three dimensional fashion. In order to 
detennine equivalent thennal resistance and capacitance, a spreading angle 
approximation is usually carried out in this case. The spreading angle n, as shown 
in Figure 6.2, is a measure of the deviation of the heat flow from a one-
dimensional behaviour. 
180 
figure 6.1: 
ha pt r 6 Package Thermal Effect 
~ I..-_____ ~ A 
h 
ne dimcn\ional approximalion orlhe flow channel involved in the heat conduction. 
" I 
h i 
j 
igure 6.2: Trun Icd-pyramid apl roximation of the flow channel involved in the heat 
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The analyti al appr a h derived from the spreading angle approximation is based 
on the id nlificati n f th final area Am dlllm of the medium involved in the heat 
c nducti n n the id pp site to the heat source. This area can be easily 
determin 
appli ati 
n equivalent area is then calculated permitting the 
and 6.4. The equivalent area A eq is determined as the 
a erage t\ ccn h at and medium r is calculated from the average dimensions of 
the heat . ur e'. In [ J it has been hown through Finite Elements Analysis that 
the preadmg nngl nppr ' im, ti n for a spreading angle of 450 yields an average 
11 % err r nth e timati n fthe thennal resistance. 
If required, impr cd a ura y an be achieved with the graphical method 
d crib cl in [ ] and ummariz cl in [6]. The method is developed from the 
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solution of the Laplace thennal equations for the heat spreading from a circular 
source to a cylindrical substrate. However, this method can only be applied for the 
detennination of the thermal resistance. No results are presented for the thennal 
capacitance. 
6.2.2 A novel thermal modelling procedure 
The modelling procedure relies on the identification of a thennal RC network 
from the device thennal electrodes to the case of the package. In this study, an 
electrode is addressed as thennal whenever it belongs to the thennal extraction 
path; that is when its pad is soldered to the respective package lead. 
The procedure is carried out in three main steps: 
I. Modelling the contribution of the design layout to the thennal impedance 
by the detennination of an RC thennal network. 
2. Modelling the contribution of the package to the thennal resistance by 
applying a spreading angle approximation. 
3. Feeding the calculated thennal resistance values into the device simulator. 
Step I requires a basic description of the device layout and of the routing of the 
metal from the thennal electrode(s) to the pad areas. An RC thennal network, as 
shown in Figure 6.3, can be detennined following an approach similar to [7]. In 
[7] an equivalent thennal network has been used to model a staggered via network 
configuration of a thin film multi-chip module, which closely resembles a multi-
level metal routing in a device layout. Oxides and metal connections are 
considered as parallel thennal resistances which serially connect different metal 
routing levels. The thermal resistance and capacitance of each parallel element 
can be calculated as in Equations 6.3 and 6.4. 
In step 2 the thermal model is extended to include the package. The repetitive 
application of the spreading angle rule yields the thennal resistance and 
capacitance values from the device pad(s) to the package case as a serial 
contribution of the package layers. 
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Thermal resistance and capacitance values are calculated from of the different 
layers using Equations 6.3 and 6.4, where the element section A is replaced by the 
equivalent element area Aeq determined as 
L-.,,,, = L_ + 2 tan(a)h, 
W-'_ = W_ + 2 tan(a)h , 
(6.5 ) 
(6.6 ) 
(6.7 ) 
where h is thickness of the medium, Land W represent the rectangular 
dimensions of the surfaces involved in the heat conduction. The suffixes heat and 
source indicate for each layer the initial and final areas along the thermal path. 
Metal Metal 
~ I ' ~ 
-l h => AJW ~ a. 
....- {I 
= Cj ~ ~ ~ ~ ~ 
Oxide Oxide 
\... ~ \.. ~ V V 
Metal Routing Metal Routing 
Layer 1 Layer n 
Figure 6.3: Step 1 thennal network used in the thennal modelling. 
In step 3, the total thermal impedance can be calculated by solving the equivalent 
thermal network determined in steps I and 2. For inclusion in the device simulator 
[8] in the form of a lumped element contacting the device thermal electrode(s), the 
calculated thermal resistance is multiplied by the equivalent device length; this is 
because device simulators usually assume a reference width of l!lffi for any 
considered device. A fully coupled electro-thermal simulation can now be carried 
out taking into account the thermal effect of the package on the device 
performance. 
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6.2.3 R ult 
De ic and pa kag d ription 
The chemati n f the device con idered in this section is reported in 
Figur 6.4. a re e ed gate VDMOSFET displaying a maximum 
current 75 and a lOO breakdown voltage. A die size of 7.5mm2 has been 
estimated appr priate ft r the given power rating. The die size corresponds to 
the a ti ear a fthcdc i c. 
I 
pwell 
I 
, 
Gall! l "ct" Jp", r BV=lOOVl 
Gall! 0; it/I! l"ic/..=.07p'" 1ft:( L -75A 
Tox 
n-drift 
hallllt!lll!1Igth=Jp1l __ 
IIdrift COliC. =3. lO/slc",J I Die SiZ!! = 5-,,1.5 mm21 
Drain 
Figure 6.4: R ed gate power MO F T cro s section. 
HEAT FLOW 
Figure 6.5: onventional internally i olated VDMOS package. 
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Figure 6.5 repre ent a conventional internally isolated package layout of a 
VDM T. The drain pad i directly soldered to the package drain lead, while 
gate and ource are wire-b nded. An isolation layer exists in the thermal 
extraction path between the drain lead and the base of the package. The properties 
of the drain to ource i olation in the package are crucial to guarantee optimal 
perfonnance: the in ulator layer has to electrical ly isolate the drain from the 
our e while thermally conducting the heat from the drain to the sourcelbase of 
the package. 
hermal modelling 
When a DM placed in the conventional package, the thermal electrode 
i the drain. ince the drain i the only electrode on the bottom side of the die, no 
metal routing i u ed and step 1 of the thermal modelling procedure can be 
skipped. Table 6.1 how the resu lts of spreadsheet calculation for the 
conventional package. A 45° preading angle is considered. 
h L W k h d Aoq R.~ Cth 
Material 
-- --
I'm mm mm W/mK J/gK g/em' mm' KIW J/K 
Pad u 0.3 5 1.5 317 0. 13 18.9 7.50 1 1' \0·3 5.52'10-6 
Substrate 
Au 3.8 5.0006 1.5006 317 0.13 18.9 7.528 1' 10.3 7.02 ' lO's 
metal 
- -Substrate 
2.5 5.0082 1.5082 91 0.445 8.9 7.569 3' \0-3 7.49' I O-s I 
metal 
~tc 
BeO 1000 5.0132 1.5132 281 1.3 2.9 13.67 0.26 5.1' 10-2 
isolation 
~trate 
I 2.5 7.0132 3.5132 91 0.445 8.9 24.66 1' 10') 2.5' 10-4 
metal 
-
-.-
ub trate 
u 3.8 70182 3.5182 317 0. \3 18.9 24.73 4'10-4 2.3' 10-4 
metal 
--'-
older Au n 25 7.0258 3.5258 57 0.015 15 25.03 0.0179 1.4'10-4 
>-
Ba e WCu 1500 7.0758 3.5758 234 0.2 1 14.9 40.94 0.15 0.19 
10.0758 6.5758 
-
Total 0.44 4.46 ·10~ 
Table 6.1 : Calculation of the p acka e thennal resistance and ca acitance. g p 
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The total thennal resistance and capacitance are calculated as the series of the 
thermal resistances and capacitances of the layers respectively, resulting in 
Rth,paclt=O,44KJW and Cth,pack=4.46'1O·6JIK. For inclusion in the device simulator, 
these values are scaled considering the total device width W=lm, resulting in 
Rth,scaled=44'104K'JlmIW and Cth,5caled=4.46·1O·12J/(Jlffi·W). The calculated thermal 
capacitance and resistance are then included in the device simulator as lumped 
elements connected to the thermal electrode of the device. 
Electro-thermal packaged device simulations 
Electro-thennal simulations including the package effect have been carried out to 
extract the device thennal resistance, to identify the location of the device hot spot 
and to assess the influence of wafer thickness (TwAF) and recessed gate oxide 
thickness (T ox) on the thermal resistance. The extraction of the total packaged 
device thermal resistance Rth,total is demonstrated in Figure 6.6, The total thennal 
resistance value is extracted as the slope of the maximum die temperature versus 
dissipated power curve, resulting in Rth,total=O,8KIW for a wafer thickness of 
150Jlm. By repeating the Rlh,lolal for devices with several T ox values, it has been 
verified that the recessed gate oxide thickness does not have any effect on the total 
device thermal resistance. This result is however expected, since the gate oxide 
does not belong to the heat extraction path. 
Figure 6.7 shows the existence of a direct proportionality between wafer thickness 
and thermal resistance. Thermal resistance decreases with the wafer thickness. 
The minimum Rth,lotal=O.6KJW corresponds to a considered wafer thickness of 
50Jlm. The linear relation between TWAF and Rth,total in Figure 6.7 permits to 
extrapolate an ideal lower bound for the thermal resistance reduction that can be 
achieved by wafer thinning, Rth,limil=O.48KJW. This value corresponds to a wafer 
in which the substrate has been completely removed, leaving only the epi-region. 
The ideal limit depends on both package and device and corresponds to the serial 
contribution of package and epi-region. 
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Simulated maximum device temperature and package pad temperature versus DC 
output power. The total device thermal resistance is extracted as the linear fit slope 
of the maximum device temperature curve. 
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Thermal resistance dependence on wafer thickness as extracted from electro-thermal 
simulation results. 
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Figure 6.9: Simulated temperature distribution in the device as at Yos= IOY and YGs=5Y along 
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Figure 6.8 shows the simulated isothermal contour lines for the device biased in 
the on state when the package thermal effect is included. The hot spot is placed in 
proximity of the top of the device. Heat is generated in this region because of the 
electric resistance caused by the current crowding in the accumulation layer below 
the gate and by the JFET resistance due to the cell spacing [9]. Since the heat is 
generated mainly at the top of the device and extracted at the bottom, the device 
displays an internal temperature gradient, as reported in Figure 6.9, where 
temperature reduces with the proximity of the thermal electrode, the drain. 
6.3 Source side heat extraction 
This section proposes a novel package topology for power MOSFETs. The 
package design concept relies on a heat extraction that takes place from the gate 
and source side, close to the device hot spot. Wafer thinning approaches become 
unnecessary for the improvement of thermal performance. Improved thennal 
resistance is demonstrated with respect to the conventional package. 
6.3.1 Background 
Lately, IC-packaging techniques are being extended to the power MOSFET case. 
In order to achieve higher working frequency, chip-scale and wafer-scale 
packages have been proposed [10][11] for switching PC-board applications. This 
approach has lead to smaller footprints and package thicknesses, yielding lower 
parasitics content. However, the use of solder bumps in these designs has lead to a 
non optimum thermal performance due to a small contact area and therefore 
limited heat extraction properties. 
In order to improve thermal performance, a large contact area approach and a two-
sided cooling have also been presented [12]. This approach has lead a 
considerable reduction of the thermal resistance but at the cost of a die size 
increased well above the actual active device area. Enlarged pad sizes have been 
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required to guarantee reduced thermal resistance and to facilitate surface 
mounting of these devices directly to the PC-board. 
On the other hand, similar progress in packaging of larger power MOSFETs has 
not taken place yet. Although the device hot spot is situated in proximity of the 
top of the die, thermal extraction typically occurs through the bottom. The entire 
device die belongs to the thermal path. Consequently, improved thermal 
performance is normally achieved through a reduction of the thermal path inside 
the die achieved by wafer thinning approaches. Final device thicknesses as low as 
40llm have been reported [13]. This kind of thermal performance improvements is 
however associated to increased difficulties in wafer handling and device 
packaging stages due to increased wafer fragility. 
6.3.2 Novel Package and Device Layouts 
A package layout suitable for heat extraction from the source side is represented 
in Figure 6.10. The device top side is bonded to the package header. 
In the novel package, large bonding areas permit good thermal extraction through 
both gate and source pads. The heat can flow out of the source pad directly into 
the base of the package through the soldering layers, whereas coming out of the 
gate pad it encounters a layer of ceramic insulator. This insulating layer has to 
electrically isolate gate and source metals in the package while conducting heat 
out of the device. 
A suitable device layout for the package described in Figure 6.1 0 is reported in 
Figure 6.11. The device considered is the recessed gate power MOSFET described 
in section 1.2. 
The device layout has a source pad which is bigger than the gate. This is due to 
the package presenting an insulation layer in the heat extraction path of the gate, 
which makes the source extraction path preferable to the gate extraction path. 
More explanations of this concept are provided in section 6.3.3. 
The metal routing is articulated in three layers and their two interconnections. The 
three layers are represented by the device electrodes (layer 0), the connections 
between correspondent electrodes (layer I) and the pad layer (layer 2). 
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Figure 6. J J: Metal layers layout in the Top Side Heat Extraction case. Source and gate electrodes 
(Layer 0) are connected (Layer 1) before being routed [0 the respective pads 
(Layer2). 
6.3.3 Result 
In thi section the effect of the proposed package on the total thermal impedance 
is a essed. Al 0, a comparison between the performance of the proposed package 
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with conventional package described in section 1.2 is carried out. The device 
described in section 1.2 is considered. 
Thermal modelling 
The thermal electrodes are gate and source; there exist two heat extraction paths. 
Step I, 2 and 3 of the procedure have to be applied to both heat extraction paths, 
and the two resulting lumped thermal resistances are included in the device 
simulator. 
Step I of the procedure results in the modelling of the five layers comprising the 
metal routing described in Figure 6.11. It is clear that the more detailed the 
information on the layout, the more accurate the final result. However, as a rule of 
thumb, it is sufficient to identify the total metal areas in each layer and determine 
the thermal resistance. In each layer, for each thermal extraction path, once the die 
area (Adie) of the chip and the area (Ame'al) occupied by the metal are known, the 
parallel of the thermal contributions of metal and oxide (area Adie-Amelal) are easily 
obtained applying Equation 6.3. 
The application of the modelling procedure to the top side heat extraction case 
results in a thermal resistance network as shown in Figure 6.12; the modelling of 
the metal routing in step 1 is carried out according to the description of the metal 
routing layout provided in Figure 6.11. The thermal resistances RI to Rn+1 of 
Figure 6.12 represent the thermal interaction in each layer between source and 
gate metals. However, these resistances can be neglected. Due to the thick oxide 
separating gate and source metals, their value is high and implies a thermal 
decoupling between gate and source metals. Step 2 can proceed similarly to the 
conventional case of top side heat extraction described in section 1.2. 
The thermal capacitance and resistance calculations for the source and gate 
thermal extraction paths are reported in Table 6.2 to Table 6.9. Table 6.2 and 
Table 6.3 describe the calculations for the parallel contribution to the thermal 
resistance from the source and gate electrodes through two metal levels. 
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Figure 6.12: Thennal resistance equivalent model in the top-side heat extraction case. 
Calculations are carried out on the basis that the Aluminium occupies just 20% of 
the die area in layer 011 and 40% on layer 1. Due to the symmetrical structure of 
the routing layers, the oxide contribution to the thermal resistance is 
symmetrically divided between source and gate thermal extraction path. This 
yields to the consideration of an oxide area which is 30% of the total die size in 
layer 011 and 10% in layer 2, for both the thermal paths. In Table 6.4-Table 6.5 
and Table 6.7-Table 6.8, layer 1/2 and layer 2 calculations are reported for the 
source and gate extraction paths respectively. The reference area is the associated 
pad area. Finally, Table 6.6 and Table 6.9 describe the step 2 calculation 
associated with the package layer contributions. A 45° spreading angle is 
considered. 
The resolution of the thermal resistance equivalent model yields a value of the 
thermal resistance from R1h,source=0.5IKIW for the source and Rth,ga,e=4.86KIW for 
the gate thermal extraction paths. These values are mainly dependent on the heat 
path through the package; the electrodes to pad thermal resistances are only about 
0.011 KIW and 0.082KIW respectively for the source and gate case. 
Approximating the total package thermal resistance as the parallel of the 
contributions of the two heat extraction paths, a final value of Rth,pack=O.46KIW is 
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obtained. This value corresponds to a gate pad that presents the minimum allowed 
size. 
h L W k h d A R'h Cth 
Material 
W/mK J/gK g/cm 0;';- -KAV · - ....... pm mm mm J/K 
Metal Al I 5 1.5 170 0.896 2.7 20 0.003 1.8 ' 10 6 
Oxide Si02 I 5 1.5 1.4 I 2.27 30 0.31 2.5' 10 6 
Total 0.003 4.3 ' IO·b 
Table 6.2: Source and Gate extractIOn path, step I: layer 0/ 1 thennal,mpedance calculatIOn. 
h L W k h d A R'h Cth 
Material 
W/mK J/gK 
-~- ,-To i- KIW J/K -"m nlln mm glcm' 
Meta l AI I 5 1.5 170 0.896 2.7 40 0.001 3.6' 10 6 
Oxide Si02 1 5 1.5 1.4 I 2.27 10 0.952 7.6' 10 7 
Total 1.9' 10" 4.3' 10 6 
Table 6.3: Source extractIOn path, step I: layer I thennal1lnpedance calcul. hon. 
, h L W k h d A R'b C lh 
Material 
W/mK J/gK gJcnF ~. ----pm mm mm K1W J/K 
Metal Al I 4.2 1.5 170 0.896 2.7 20 0.004 1.5' 1 O~ 
Oxide Si02 I 4.2 1.5 1.4 I 2.27 80 0. 141 5.7 10-<1 
Total 4.52' 10" 7.2' 10-<1 
Table 6.4: Source extractIOn path, step I: layer 112 thennallmpedan e calculatIOn. 
h L W k h d A I R'b ('tit 
Material I 
pm mm mm W/mK J/gK glcm ' mOll' K/W - >- J/K 
Metal Al I 4.2 1.5 170 0.896 2.7 6.8 9.4' 10" 7.610'" 
Tota l 9.4'10" 7.6 ' 10' 
Table 6.5: Source extraction path, step I : layer 2 thennallmpedance calculallon. 
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h l. W k b d Atq RIb Ctb 
Material 
~. -, 
pm mm mm W/mK J/gK g/cmJ mm' KIW J/K 
lcp l 4.2 1.5 0.011 1.3'10.6 
iel I \ u 4.2 1.5 317 0.13 18.9 0.65 0.001 2.3'10.5 
older uSn 25 42076 1.5076 57 0.015 15 0.70 0.067 2.2' 10.6 
-
r-
7.2' 10.5 B W u 1500 4 2576 1.5576 234 0.2 1 14.9 3.425 0.43 
-- 7.2576 4.5576 
- -- - --TOl l 0.511 8.0' 10.7 
Table 6.6: Source extraction path, step 2: layer 2 thennal impedance calculation. 
I h l. W k h d A Rrh Ctb 
:\talerial 
.. .. ~ ~ 1-,. _ . 
g/cmJ % K/W I Jlm mm mm W/mK J/gK J/K 
M 11 1 I 0.3 1.5 170 0.896 2.7 5 0.065 1.0' 10.7 
- -
Ide I 1 I 0.3 1.5 1.4 I 2.27 40 1.984 4.0 ' 10.7 
Total 0.063 5. t ' 10.7 
Table 6.7: Gate extraction path, tep 1: layer 112 thennal impedance calculation. 
h L W k h d A RIb Cth 
!\Ialerial 
Jlm mm mm W/mK J/gK g/cmJ mm l KIW J/K 
Mela1 1 I 0.3 1.5 170 0.896 2.7 1.5 0.013 5.1'10.7 
- -
Tolal 0.013 5.1' 10.7 
T bl 6.8: Gate extraction path, step I: layer 2 thennal impedance calculation. 
ptimum izing of the gate pad is cho en from the gate size effect on the total 
package thermal re istance. Figure 6.13 shows that increased gate pad sizes cause 
a de rea e of R lh.gate but an increase of Rth,source. The minimum Rth,pack is obtained 
for the malle t considered pad size length of O.3mm. The gate heat extraction 
path can be thought of as a secondary beat path, since it is associated with a higher 
thermal re i tance. 
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I h L W k b d A R'b Ctb 
htlcrilll 
Jlm mm mm W/mK J/gK g/cmJ mmz KIW J/K 
t pI OJ 1.5 0.082 2.3'10-7 
Metal u 3.8 003 1.5 317 0.13 18.9 0.758 0.0261 1.6' 10-6 
Solder u n 25 0.307 1.507 57 0.015 15 9.05 0.862 1.7-10-7 
le d \VCu 1400 0.357 1.557 234 0.2 1 14.9 0.940 3.6'10-6 
- - r- 7.2' 10-6 I lallon I, 1 100 0.557 1.757 57 0.2 1 14.9 18.37 2.203 
Ba e \V u 1400 0.757 1.957 234 0.2 1 14.9 0.586 2.9·IO-l 
3.357 4.557 
TOI.1 4.701 9.2' 10.8 
Table 6.9: Gale extraction path, step 2: layer 2 thermal impedance calculation. 
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Figure 6. 1 Influence r gate pad length on the thennal resistance of the gate (R,h,gate) and source 
(Rlh,50un:e) heat extraction paths. The total package thermal resistance (Rlh,pock) is 
approximat d as the parallel of R,b,source and R,h,gale. 
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Eledro-thermal packaged device simulations 
Electro-thennal simulation results show that in the novel package the wafer 
thickness TWAF does not produce any substantial effect on the total thermal 
resistance. 
On the other hand, an increase of the thermal resistance can be shown to be 
associated for larger recessed gate oxide thicknesses. The gate oxide is in fact part 
of the gate heat extraction path, therefore its increase has a direct effect on Rlh,gale 
and to the total thennal resistance. The choice of a gate pad smaller than the 
source one, and therefore of the gate heat extraction path as secondary with 
respect to the source one, limits the effect of the thennal resistance variation 
associated with the increase of the gate oxide. As a result, Figure 6.14 shows that 
the thennal resistance becomes appreciatively independent of the thickness of the 
oxide in correspondence to the recession of the gate. 
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Figure 6.14: Influence of the recessed gate oxide thickness on the total thennal resistance. 
The total thermal resistance value obtained in the novel package case, 
Rlh,loIal=O.475K1W, is lower than in the conventional package case. In the top side 
case, the thermal resistance does not depend upon the device wafer thickness. The 
heat extraction from the top-source results in more efficiency than from the 
bottom-drain side even if the device wafer thickness is reduced. With respect to 
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the con entional package case and T wAF=50llm, a 20% reduction of the thermal 
resi tance is observed when the novel package is used. In the considered case, the 
total thermal resistance for the novel package is comparable to the conventional 
package ideal limit achievable by wafer thinning. 
Figure 6.15 how the simulated isothermal contour lines for the device biased in 
the on tate when the novel package effect is considered. The hot spot location is 
unchanged with respect to the conventional package case (Figure 6.8). The heat 
now from the hot spot to gate and source electrodes without involving the entire 
epi layer. Since the metal routing provides a low thermal resistance path, the 
temperature on the device pads is maintained close to the maximum temperature 
in the ilicon. The proximity of the thermal electrodes to the main heat generation 
point determine the device to operate in almost isothermal conditions, as also 
hown in Figure 6.16. 
Source 
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2K 
~------------------~--------------------~ c Ora; n 
Figure 6.15: Top side heat extraction: 2-D Medici cro s-section detail at Vos= IOV and VGs=5 V 
of a 50~lm thick VDMOSFET with isothermal contour lines. 
Figure 6.16 reports the temperature variation along the device thickness in both 
the considered package cases. A considerable temperature reduction is achieved at 
the top of the device when the novel package is used. At a device level, lower 
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temperature implies a less degraded mobility and an improvement of current 
capabilities. Accordingly, Figure 6.17 shows an improved transfer-characteristic 
for the novel package. 
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Figure 6.16: Simulated temperature distribution in the device as at Vos=IOV and VGs=5V along 
the line 8-C of Figure 6.S. and Figure 6.15. 
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6.4 f~ t of top- id heat extraction in RF applications 
Thi n pr nt me con ideration on the package effect on the electro-
thermal p rfonnan e f RF power i VDMOSFETs. The considered device is the 
ptimum hield d ice identified in hapter 5 and reported in Figure 6.18. The 
d \ idth W i dimen ioned to pennit the generation of 20W of RF linear 
21mm and a total active area ofO.75mm2. The novel package 
p I 'y pr p 'ed in section 6.3 icon idered . The device layout for this package 
h mati aJly in Figure 6.19. 
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Figure 6.1 : hi Ided RF power VDMOSFET cross section. 
The no el pa kage is preferred to the conventional one mostly for the absence of a 
our e bond wire and for the associated source inductance reduction which makes 
it m r uitable for RF power applications. Another preference factor is that the 
use of the toxic and expensive Beryllium Oxide (BeO) is avoided. Adequate heat 
extraction can be achieved even if the thermally less conductive Alumina (Ah0 3) 
i u ed. 
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Figure 6.19: Metal layer layout of the Si RF power VDMOSFET of Figure 6. 18 for the package 
pr po cd in section 6.3. 
6.4.1 Di ize dimensioning 
i RF wer M SFETs present active areas much smaller than nonnal power 
M lthough dimen ioned for the generation of 20W of RF power, the 
a tive area of the hielded VDMOSFET of Figure 6.18 is about one thirtieth of 
the area upied by the device considered in sections 1.2 and 6.3. The small 
a tive areas of i RF power MOSFETs makes heat extraction a serious problem. 
In ord r to redu e the thermal impedance, the die size can be over-dimensioned 
with re p t t the active device area, as shown in Figure 6.20. A larger contact 
area i u d to facilitate h at extraction. 
igure 6.21 how the effect of the over-dimensioning of the die size on the 
package thennal re i tance and capacitance content. The die size increase 
corre pond to the increase of the source pad area only; the gate pad dimension is 
maintained at it minimum in order to improve heat extraction, as explained in 
ection 6.3, but al 0 to avoid excessive degradation of the gate to source 
20] 
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(j ' . Th m del proposed in section 1.2 can be used to obtain an idea 
e u ed in order to achieve a target thermal performance. Figure 
.21 h w that in rder to achieve a thermal resistance of value between 2 and 
, the di ize n d to be dimensioned to be between three and two times as 
big a th a liv area re eclively. 
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Figure 6.20: Top device layout highlighting the portion of the die occupied by the active area. (I) 
repre cnt the case of an active area which is appreciatively the die size, whereas in 
(2) the die ize i increased to increase the contact area and improve heat extraction. 
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6.4.2 RF thermal response 
Thermal resistance and capacitance permits an estimation of the device 
temperature once the power being dissipated in the device is known. In SPICE 
models this is typically done by including a thermal sub-circuit of the kind 
represented in Figure 6.22. The internal device temperature results from separate 
contributions of the DC power and the RF power in the device. 
T 
Pnc 
To 
Figure 6.22: Thenna' sub-circuit for the detennination of the internal device temperature raise 
l\r .. T-To-
In RF power applications the DC power depends on the device bias point, whereas 
the RF power on the amplitude of the output signal and on frequency. The low-
pass RC configuration in Figure 6.22 suggests the existence of a cut-off frequency 
above which amplitudes of the temperature variations caused by the RF signal can 
be neglected. 
A first estimation of the thermal cut-ofT frequency Fcut,th can be carried out from 
the time constant of the circuit r-=Rm·Cth. resulting in Fcut,th:::::SIt. Figure 6.23 
highlights the calculated die size effect on the thermal cut-off frequency for the 
considered package-device design. The cut-off frequency remains smaller than 
l00MHz in all cases. 
The SPICE simulation results of the thermal circuit of Figure 6.22 are reported in 
Figure 6.24. As expected. maximum thermal effect of the RF signal corresponds 
to the low frequency case. The amplitude of the RF temperature variation reduces 
for increasing frequency. In the considered case, the maximum observed 
temperature amplitude is below SK at l00MHz and below O.5K at I GHz. 
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At high frequency the thermal heating is therefore only due to the DC power and 
the internal temperature becomes independent of the thennal capacitance. The 
device temperature remains constant at the DC value even in the case of large 
signal RF sweeps of input and output power. 
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Figure 6.23: Influence of the die size on the thennal cut otT-frequency. 
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6.5 Summary 
A modelling procedure to detennine the thennal resistance of packaged devices 
has been described. Adequate prediction of the thennal resistance has been 
verified. 
A novel package topology has been presented. The package design concept relies 
on a heat extraction that takes place from the gate and source side of the die, close 
to the device hot spot. Wafer thinning approaches become unnecessary for the 
thennal performance improvement. By using the proposed modelling procedure, 
improved thennal resistance is demonstrated with respect to the conventional 
packaging case. Improved thennal perfonnance is achieved without the toxic and 
costly beryllium oxide. The absence of the source wire makes the novel package 
particularly attractive for packaging ofRF devices. 
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The work presented in this thesis describes the development and the 
implementation of an innovative set of tools that facilitates the development of a 
Si RF power MOSFET. It has been shown that a complete characterisation of the 
electro-thermal behaviour of the device can be carried out before the fabrication 
of a prototype. The possibility of predicting RF perfonnance with reasonable 
accuracy, non accessible via device simulation alone, is expected to reduce time 
and therefore costs associated to the development of novel device concepts for RF 
power applications. 
In this thesis, novel insight into the physical phenomena taking place in Si RF 
power devices is provided. Qualitative equivalent models to support the 
explanation have been used throughout this thesis in order to provide a deeper 
understanding of the link between design parameters and device perfonnance. A 
simplified, yet powerful compact model has been proposed to highlight the cause 
of the peculiar behaviour exhibited by the transconductance of Si RF power 
MOSFETs. 
7.1 Main achievements 
The major results that have been presented in this thesis are summarised here. 
~ Intrinsic MOSFET. A compact model for the intrinsic MOSFET of an RF 
power MOSFET has been proposed. It has been demonstrated that the 
proposed model pennits correct reconstruction of the output transfer- as 
well as transconductance characteristic. 
~ Trllnsconductance flanening. An explanation of the transconductance 
flattening mechanism has been proposed. The occurrence of channel 
modulation has been shown to reduce the rate at which the inversion 
charge in the channel increases with the gate to source voltage, reducing 
the peak value and causing the flattening of the transconductance 
characteristic. 
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~ Transcondllctance peak va/lle. An expression has been proposed for the 
peak value of the transconductance. It has been demonstrated that this 
expression permits accurate prediction of the peak value of the 
transconductance. The formula has been shown to provide for the first 
time a clear link between the resistance of the drift region and the peak 
value of the transconductance. 
~ LOIId line characteristic. A procedure for the extraction of the optimum 
amplifier load line is proposed in the case of non linear behaviour of the 
active device used in the amplifier. 
~ Optimllm matching impedance and power gain. Expressions for the 
optimum source and load impedance as well as power gain of an RF 
power amplifier have been proposed. The expressions explicitly include 
the effect of the internal capacitance. the source inductance and the gate 
and drift region resistance of the device. 
~ Gain compression. Reasonably accurate gain and gain compression 
predictions are demonstrated by using an analytically derived approach. 
The non linear behaviour of the current generator is taken into account. 
~ Linearity. Expressions for the estimation of intermodulation distortion 
have been proposed. The classical small signal analysis has been extended 
to properly account for large signal inputs. The proposed expressions 
include the effects of higher order intermodulation products than 
previously reported. For the first time the load line output transfer 
characteristic is considered in the prediction of the intermodulation 
distortion. A novel approach for the prediction of intermodulation 
distortion based on the Fourier analysis and on the load line transfer 
characteristic is also proposed. 
~ Device optimisations. A Unified Figure of Merit is proposed for the 
resolution of the trade-offs encountered during device design via the 
determination of power gain and linearity. 
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~ Shield plate. A previously not considered charge coupling mechanism is 
shown to contribute to the reduction of the feedback capacitance when a 
shield plate is used. 
~ GP-VDMOSFET. A grounded p-region between the p-wells of adjacent 
cells is proposed in order to achieve a low feedback capacitance. The 
novel concept is shown to provide a valid alternative to the shielded 
VDMOSFET. 
~ Package thermal modelling. A procedure for the determination of the 
thermal impedance of packaged devices is demonstrated. The proposed 
thermal modelling procedure is used to assess the possibility of extracting 
heat through the source side of a power VDMOSFET. Simulation results 
show that significant reduction of the thermal resistance can be achieved. 
7.2 Future work 
~ Intrinsic MOSFET. The proposed intrinsic MOSFET model has been 
fitted to the simulated and measured data only at the application voltage. 
Similar to the development of low power MOSFET models of second and 
third generation, the model can be extended to include the dependence of 
the fitting parameters on voltage and mathematical conditioning for 
improved convergence properties. Dependence on temperature can also be 
included. Finally, the model can be implemented in commercial RF SPICE 
simulators capable of harmonic balance analysis and fully validated versus 
measured performance of several devices. 
~ Package thermal modelling. The thermal modelling procedure can be 
fully validated versus measured thermal impedance data. A measurement 
setup can be arranged including infrared thermal sensors to monitor 
transient variations of temperature at the thermal junction. The 
measurement setup should also include a temperature controlled chuck 
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equipped with a thermocouple to monitor the temperature at the base of 
the package. 
~ Matching impedances, power gain and linearity. Validation of the 
matching impedance, power gain and linearity prediction has been 
strongly limited by the difficulties in obtaining accurate characterisation of 
the RF performance of the device. It has been observed that published 
datasheet data and published model parameters for the devices considered 
in this work do not correspond well to measured performance. 
In order to fully validate the analytical approach, accurate information on 
device and package are required, as for example total device width and 
gate oxide thickness. Package layout can be included in a 3D electro-
magnetic simulator in order to determine and then de-embed its effect. 
IsothermallVs and s-parameter measurement can be carried out takning 
into account the thermal resistance of the device, according to the DC 
power dissipated for the particular bias condition. Measured load and 
source pull contours can be measured to precisely establish the value of 
the optimum matching impedances. Ad hoc text fixtures could then be 
designed and used in the measurement of power gain and intermodulation 
distortion. 
To conclude, the analysis of the limitation in gain compression and linearity 
prediction has shown that the effect of the non-linear device capacitance has not 
been considered and that the input signal is supposed to be applied directly to the 
current generator of the device. In order to overcome these limitations a harmonic 
balance optimised approach should is the best solution. 
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